

FAIRCHILD
SEMICONDUCTOR™

August 1986
Revised May 2000

DM74S240 • DM74S241 • DM74S244

Octal 3-STATE Buffer/Line Driver/Line Receiver

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs, and can be used to drive terminated lines down to 133Ω.




Features

- 3-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins
- Typical I_{OL} (sink current) 64 mA
- Typical I_{OH} (source current) -15 mA
- Typical propagation delay times
 - Inverting 4.5 ns
 - Noninverting 6 ns
- Typical enable/disable times 9 ns
- Typical power dissipation (enabled)
 - Inverting 450 mW
 - Noninverting 538 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74S240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74S241N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74S244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagrams



DM74S240 • DM74S241 • DM74S244 Octal 3-STATE Buffer/Line Driver/Line Receiver



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-15	mA
I _{OL}	LOW Level Output Current			64	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA			-1.2	V
H _{ys}	Hysteresis (V _{T+} - V _{T-}) (Data Inputs Only)	V _{CC} = Min	0.2	0.4		V
V _{OH}	HIGH Level Output Voltage	V _{CC} = 4.75V, V _{IH} = 2V V _{IL} = 0.8V, I _{OH} = -1 mA	2.7			V
		V _{CC} = Min, V _{IH} = 2V V _{IL} = 0.8V, I _{OH} = -3 mA	2.4	3.4		
		V _{CC} = Min, V _{IH} = 2V V _{IL} = 0.5V, I _{OH} = Max	2			
V _{OL}	LOW Level Output Voltage	V _{CC} = Min I _{OL} = Max V _{IL} = 0.8V, V _{IH} = 2V			0.55	V
I _{OZH}	Off-State Output Current, HIGH Level Voltage Applied	V _{CC} = Max V _{IL} = 0.8V			50	μA
I _{OZL}	Off-State Output Current, LOW Level Voltage Applied	V _{IH} = 2V			-50	μA
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max V _I = 5.5V			1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = Max V _I = 2.7V			50	μA
I _{IL}	LOW Level Input Current	V _{CC} = Max V _I = 0.5V	Any A Any G		-400 -2	μA mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 3)		-50	-225	mA
I _{CC}	Supply Current	Outputs HIGH	DM74S240 DM74S241, DM74244	80 95	135 160	mA
		Outputs LOW	DM74S240 DM74S241, DM74244	100 120	150 180	
		Outputs Disabled	DM74S240 DM74S241, DM74244	100 120	150 180	


Note 2: All typical values are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time and duration should not exceed one second.

Switching Characteristics

$V_{CC} = 5V$, $T_A = 25^\circ C$

Symbol	Parameter	Conditions		Min	Max	Units
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	DM74S240	2	7	ns
			DM74S241, DM74244	2	9	
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	DM74S240	2	7	ns
			DM74S241, DM74244	2	9	
t_{PZL}	Output Enable Time to LOW Level	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	DM74S240	3	15	ns
			DM74S241, DM74244	3	15	
t_{PZH}	Output Enable Time to HIGH Level	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	DM74S240	2	10	ns
			DM74S241, DM74244	3	12	
t_{PLZ}	Output Disable Time from Low Level	$C_L = 5 \text{ pF}$ $R_L = 90\Omega$	DM74S240	4	15	ns
			DM74S241, DM74244	2	15	
t_{PHZ}	Output Disable Time from High Level	$C_L = 5 \text{ pF}$ $R_L = 90\Omega$	DM74S240	2	9	ns
			DM74S241, DM74244	2	9	
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$C_L = 150 \text{ pF}$ $R_L = 90\Omega$	DM74S240	3	10	ns
			DM74S241, DM74244	4	12	
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	$C_L = 150 \text{ pF}$ $R_L = 90\Omega$	DM74S240	3	10	ns
			DM74S241, DM74244	4	12	
t_{PZL}	Output Enable Time to LOW Level	$C_L = 150 \text{ pF}$ $R_L = 90\Omega$	DM74S240	6	21	ns
			DM74S241, DM74244	6	21	
t_{PZH}	Output Enable Time to HIGH Level	$C_L = 150 \text{ pF}$ $R_L = 90\Omega$	DM74S240	4	12	ns
			DM74S241, DM74244	4	15	



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

N20A (REV G)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com