

HYNIX SEMICONDUCTOR INC.
8-BIT SINGLE-CHIP MICROCONTROLLERS

GMS90C3X GMS90C5X GMS97C5X

User's Manual (Ver. 3.1a)

hynix
Semiconductor

Version 3.1a

**Published by
MCU Application Team**


©2001 Hynix semiconductor All right reserved.

Additional information of this manual may be served by Hynix semiconductor offices in Korea or Distributors and Representatives listed at address directory.

Hynix semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, Hynix semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

Device Naming Structure



GMS90 Series Selection Guide


Operating Voltage (V)	ROM size (bytes)		RAM size (bytes)	Device Name	Operating Frequency (MHz)
	MASK	OTP			
4.25~5.5	ROM-less		128 256	GMS90C31 GMS90C32	12/24/40 12/24/40
	4K	-	128	GMS90C51	12/24/40
	8K	-	256	GMS90C52	12/24/40
	16K	-	256	GMS90C54	12/24/40
	24K	-	256	GMS90C56	12/24/40
	32K	-	256	GMS90C58	12/24/40
	-	4K	128	GMS97C51	12/24
	-	4K	128	GMS97C51H	33
	-	8K	256	GMS97C52	12/24
	-	8K	256	GMS97C52H	33
	-	16K	256	GMS97C54	12/24
	-	16K	256	GMS97C54H	33
	-	24K	256	GMS97C56	12/24
	-	24K	256	GMS97C56H	33
2.7~3.6	ROM-less		128 256	GMS90L31 GMS90L32	12/16 12/16
	4K	-	128	GMS90L51	12/16
	8K	-	256	GMS90L52	12/16
	16K	-	256	GMS90L54	12/16
	24K	-	256	GMS90L56	12/16
	32K	-	256	GMS90L58	12/16
	-	4K	128	GMS97L51	12
	-	8K	256	GMS97L52	12
	-	16K	256	GMS97L54	12
	-	24K	256	GMS97L56	12
	-	32K	256	GMS97L58	12

GMS90C31/51, 97C51

GMS90L31/51, 97L51 (Low voltage versions)

- Fully compatible to standard MCS-51 microcontroller
- Wide operating frequency up to 40MHz (for more detail, see "GMS90 Series Selection Guide")
- 4K × 8 (EP)ROM
- 128 × 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Two 16-bit Timers / Counters
- USART
- Five interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package

Block Diagram




GMS90C32/52, 97C52

GMS90L32/52, 97L52 (Low voltage versions)


- Fully compatible to standard MCS-51 microcontroller
- Wide operating frequency up to 40MHz (for more detail, see "GMS90 Series Selection Guide")
- 8K × 8 (EP)ROM
- 256 × 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer2 with up/down counter feature)
- USART
- Six interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package

Block Diagram




GMS90C54/56/58, 97C54/56/58**GMS90L54/56/58, 97L54/56/58 (Low voltage versions)**

- Fully compatible to standard MCS-51 microcontroller
- Wide operating frequency up to 40MHz (for more detail, see "GMS90 Series Selection Guide")
- 16K/24K/32K bytes (EP)ROM
- 256 × 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer2 with up/down counter feature)
- USART
- One clock output port
- Programmable ALE pin enable / disable
- Six interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package

Block Diagram

PIN CONFIGURATION

44-PLCC Pin Configuration (top view)




N.C.: Do not connect.

40-PDIP Pin Configuration (top view)


T2 / P1.0	1	40	V _{CC}
T2EX / P1.1	2	39	P0.0 / AD0
P1.2	3	38	P0.1 / AD1
P1.3	4	37	P0.2 / AD2
P1.4	5	36	P0.3 / AD3
P1.5	6	35	P0.4 / AD4
P1.6	7	34	P0.5 / AD5
P1.7	8	33	P0.6 / AD6
RESET	9	32	P0.7 / AD7
RxD / P3.0	10	31	$\overline{\text{EA}}$ / V _{PP}
TxD / P3.1	11	30	ALE / $\overline{\text{PROG}}$
$\overline{\text{INT0}}$ / P3.2	12	29	$\overline{\text{PSEN}}$
$\overline{\text{INT1}}$ / P3.3	13	28	P2.7 / A15
T0 / P3.4	14	27	P2.6 / A14
T1 / P3.5	15	26	P2.5 / A13
$\overline{\text{WR}}$ / P3.6	16	25	P2.4 / A12
$\overline{\text{RD}}$ / P3.7	17	24	P2.3 / A11
XTAL2	18	23	P2.2 / A10
XTAL1	19	22	P2.1 / A9
V _{SS}	20	21	P2.0 / A8

44-MQFP Pin Configuration (top view)



N.C.: Do not connect.

Logic Symbol



PIN DEFINITIONS AND FUNCTIONS

Symbol	Pin Number			Input/ Output	Function
	PLCC- 44	PDIP- 40	MQFP- 44		
P1.0-P1.7	2-9	1-8	40-44, 1-3	I/O	Port1 Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the pull-ups (I_{IL}, in the DC characteristics). Pins P1.0 and P1.1 also. Port1 also receives the low-order address byte during program memory verification. Port1 also serves alternate functions of Timer 2. P1.0 / T2 : Timer/counter 2 external count input P1.1 / T2EX : Timer/counter 2 trigger input In GMS9XC54/56/58: P1.0 / T2, Clock Out : Timer/counter 2 external count input, Clock Out
P3.0-P3.7	11, 13-19	10-17	5, 7-13	I/O	Port 3 Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 3 pins that are externally pulled low will source current because of the pull-ups (I_{IL}, in the DC characteristics). Port 3 also serves the special features of the 80C51 family, as listed below. P3.0 / RxD receiver data input (asynchronous) or data input output(synchronous) of serial interface 0 P3.1 / TxD transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0 P3.2 / $\overline{INT0}$ interrupt 0 input/timer 0 gate control P3.3 / $\overline{INT1}$ interrupt 1 input/timer 1 gate control P3.4 / T0 counter 0 input P3.5 / $\overline{T1}$ counter 1 input P3.6 / $\overline{WR}$ the write control signal latches the data byte from port 0 into the external data memory P3.7 / $\overline{RD}$ the read control signal enables the external data memory to port 0
XTAL2	20	18	14	O	XTAL2 Output of the inverting oscillator amplifier.

Symbol	Pin Number			Input/ Output	Function
	PLCC- 44	PDIP- 40	MQFP- 44		
XTAL1	21	19	15	I	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.
P2.0-P2.7	24-31	21-28	18-25	I/O	Port 2 Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 2 pins that are externally pulled low will source current because of the pull-ups (I_{IL} , in the DC characteristics). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 special function register.
$\overline{\text{PSEN}}$	32	29	26	O	The Program Store Enable The read strobe to external program memory when the device is executing code from the external program memory. $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory. $\overline{\text{PSEN}}$ is not activated during fetches from internal program memory.
RESET	10	9	4	I	RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to V_{SS} permits power-on reset using only an external capacitor to V_{CC} .

Symbol	Pin Number			Input/ Output	Function
	PLCC-44	PDIP-40	MQFP-44		
$\overline{\text{ALE}} / \text{PROG}$	33	30	27	O	The Address Latch Enable / Program pulse Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. In GMS9XC54/56/58: If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With this bit set, the pin is weakly pulled high. The ALE disable feature will be terminated by reset. Setting the ALE-disable bit has no affect if the microcontroller is in external execution mode.
$\overline{\text{EA}} / V_{\text{PP}}$	35	31	29	I	External Access Enable / Program Supply Voltage EA must be external held low to enable the device to fetch code from external program memory locations 0000H to FFFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than its internal memory size. This pin also receives the 12.75V programming supply voltage (VPP) during EPROM programming. Note; however, that if any of the Lock bits are programmed, EA will be internally latched on reset.
P0.0-P0.7	36-43	32-39	30-37	I/O	Port 0 Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the GMS97X5X. External pull-up resistors are required during program verification.
VSS	22	20	16	-	Circuit ground potential
VCC	44	40	38	-	Supply terminal for all operating modes
N.C.	1,12 23,34	-	6,17 28,39	-	No connection

FUNCTIONAL DESCRIPTION

The GMS90 series is fully compatible to the standard 8051 microcontroller family.

It is compatible with the general 8051 family. While maintaining all architectural and operational characteristics of the general 8051 family.

Figure 1 shows a block diagram of the GMS90 series





Figure 1. Block Diagram of the GMS90 series

CPU

The GMS90 series is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in 1.0μs (40MHz: 300ns).

Special Function Register PSW



Bit	Function
CY	Carry Flag
AC	Auxiliary Carry Flag (for BCD operations)
F0	General Purpose Flag
RS1 RS0 0 0 0 1 1 0 1 1	Register Bank select control bits Bank 0 selected, data address 00H - 07H Bank 1 selected, data address 08H - 0FH Bank 2 selected, data address 10H - 17H Bank 3 selected, data address 18H - 1FH
OV	Overflow Flag
F1	General Purpose Flag
P	Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

Reset value of PSW is 00H.

SPECIAL FUNCTION REGISTERS

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 28 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in Table 1, Table 1, and Table 3.

In Table 1 they are organized in numeric order of their addresses. In Table 2 they are organized in groups which refer to the functional blocks of the GMS90 series. Table 3 illustrates the contents of the SFRs.

Table 1. Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80H	P0 ¹⁾	FFH	90H	P1 ¹⁾	FFH
81H	SP	07H	91H	reserved	00H
82H	DPL	00H	92H	reserved	XXH ²⁾
83H	DPH	00H	93H	reserved	XXH ²⁾
84H	reserved	XXH ²⁾	94H	reserved	XXH ²⁾
85H	reserved	XXH ²⁾	95H	reserved	XXH ²⁾
86H	reserved	XXH ²⁾	96H	reserved	XXH ²⁾
87H	PCON	0XX0000 _B ²⁾	97H	reserved	XXH ²⁾
88H	TCON ¹⁾	00H	98H	SCON ¹⁾	00H
89H	TMOD	00H	99H	SBUF	XXH ²⁾
8AH	TL0	00H	9AH	reserved	XXH ²⁾
8BH	TL1	00H	9BH	reserved	XXH ²⁾
8CH	TH0	00H	9CH	reserved	XXH ²⁾
8DH	TH1	00H	9DH	reserved	XXH ²⁾
8EH ³⁾	+ 3)	+ 3)	9EH	reserved	XXH ²⁾
8FH	reserved	XXH ²⁾	9FH	reserved	XXH ²⁾

1) Bit-addressable Special Function Register.

2) X means that the value is indeterminate and the location is reserved.

3) The GMS9XX54/56/58 have the AUXR0 register at address 8EH.

GMS9XX51/52

GMS9XX54/56/58

8EH	reserved	XXXXXXXX _B ²⁾	8EH	AUXR0	XXXXXXXX0 _B ²⁾
-----	----------	-------------------------------------	-----	-------	--------------------------------------

Table 1. Special Function Registers in Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
A0H A1H A2H A3H A4H A5H A6H A7H	P2 ¹⁾ reserved reserved reserved reserved reserved reserved reserved	FFH XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾	C8H C9H ³⁾ CAH CBH CCH CDH CEH CFH	T2CON ¹⁾ T2MOD RC2L RC2H TL2 TH2 reserved reserved	00H + ³⁾ 00H 00H 00H 00H 00H XXH ²⁾ XXH ²⁾
A8H A9H AAH ABH ACH ADH AEH AFH	IE ¹⁾ reserved reserved reserved reserved reserved reserved reserved	0X000000B ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾	D0H D1H D2H D3H D4H D5H D6H D7H	PSW ¹⁾ reserved reserved reserved reserved reserved reserved reserved	00H XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾
B0H B1H B2H B3H B4H B5H B6H B7H	P3 ¹⁾ reserved reserved reserved reserved reserved reserved reserved	FFH XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾	D8H D9H DAH DBH DCH DDH DEH DFH	reserved reserved reserved reserved reserved reserved reserved reserved	XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾
B8H B9H BAH BBH BCH BDH BEH BFH	IP ¹⁾ reserved reserved reserved reserved reserved reserved reserved	XX000000B ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾	E0H E1H E2H E3H E4H E5H E6H E7H	ACC ¹⁾ reserved reserved reserved reserved reserved reserved reserved	00H XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾
C0H C1H C2H C3H C4H C5H C6H C7H	reserved reserved reserved reserved reserved reserved reserved	XXH XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾	E8H E9H EAH EBH ECH EDH EEH EFH	reserved reserved reserved reserved reserved reserved reserved	XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾ XXH ²⁾

Table 1. Special Function Registers in Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0H	B ¹⁾	00H	F8H	reserved	XXH ²⁾
F1H	reserved	XXH ²⁾	F9H	reserved	XXH ²⁾
F2H	reserved	XXH ²⁾	FAH	reserved	XXH ²⁾
F3H	reserved	XXH ²⁾	FBH	reserved	XXH ²⁾
F4H	reserved	XXH ²⁾	FCH	reserved	XXH ²⁾
F5H	reserved	XXH ²⁾	FDH	reserved	XXH ²⁾
F6H	reserved	XXH ²⁾	FEH	reserved	XXH ²⁾
F7H	reserved	XXH ²⁾	FFH	reserved	XXH ²⁾

1) Bit-addressable Special Function Register.

2) X means that the value is indeterminate and the location is reserved.

3) Address C9_H is configured as below.

GMS9XX51/52**GMS9XX54/56/58**

C9 _H	reserved	XXXXXXXX0 _B ²⁾	C9 _H	T2MOD	XXXXXX00 _B ²⁾
-----------------	----------	--------------------------------------	-----------------	-------	-------------------------------------

Table 2. Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0H ¹⁾ F0H ¹⁾ 83H 82H D0H ¹⁾ 81H	00H 00H 00H 00H 00H 07H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8H ¹⁾ B8H ¹⁾	0X000000B ²⁾ XX000000B ²⁾
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80H ¹⁾ 90H ¹⁾ A0H ¹⁾ B0H ¹⁾	FFH FFH FFH FFH
Serial Channels	PCON ³⁾ SBUF SCON	Power Control Register Serial Channel Buffer Reg. Serial Channel 0 Control Reg.	87H 99H 98H ¹⁾	0XXX0000B ²⁾ XXH ²⁾ 00H
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88H ¹⁾ 8CH 8DH 8AH 8BH 89H	00H 00H 00H 00H 00H 00H
Timer 2	T2CON T2MOD RC2H RC2L TH2 TL2 AUXR0 ⁴⁾	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Reg., High Byte Timer 2 Reload Capture Reg., Low Byte Timer 2, High Byte Timer 2, Low Byte Aux. Register 0	C8H ¹⁾ C9H CBH CAH CDH CCH 8EH	00H 00H 00H 00H 00H 00H XXXXXX0B ²⁾
Power Saving Modes	PCON ³⁾	Power Control Register	87H	0XXX0000B ²⁾

1) Bit-addressable Special Function register

2) X means that the value is indeterminate and the location is reserved

3) This special function register is listed repeatedly since some bit of it also belong to other functional blocks

4) The AUXR0 is in the GMS9XX54/56/58 only.

Table 3. Contents of SFRs, SFRs in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
80H	P0								
81H	SP								
82H	DPL								
83H	DPH								
87H	PCON	SMOD	-	-	-	GF1	GF0	PDE	IDLE
88H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89H	TMOD	GATE	$C/\bar{T}$	M1	MT	GATE	$C/\bar{T}$	M1	M0
8AH	TL0								
8BH	TL1								
8CH	TH0								
8DH	TH1								
8EH	AUXR0 †	-	-	-	-	-	-	-	A0 †
90H	P1								
98H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99H	SBUF								
A0H	P2								
A8H	IE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
B0H	P3								
B8H	IP	-	-	PT2	PS	PT1	PX1	PT0	PX0

† indicates resident in the GMS9XX54/56/58, not in 9XX51/52.

--	--	--	--	--	--	--	--

SFR bit and byte addressable

--	--	--	--	--	--	--	--


SFR not bit addressable

- : this bit location is reserved

Table 3. Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	6	5	4	3	2	1	0
C8H	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	$\overline{C/T2}$	$\overline{CP/RL2}$
C9H	T2MOD	-	-	-	-	-	-	T2OE †	DCEN
CAH	RC2L								
CBH	RC2H								
CCH	TL2								
CDH	TH2								
D0H	PSW	CY	AC	F0	RS1	RS0	OV	F1	P
E0H	ACC								
F0H	B								

† indicates resident in the GMS9XX54/56/58, not in 9XX51/52.



--	--	--	--	--	--	--	--

 SFR bit and byte addressable

--	--	--	--	--	--	--	--

 SFR not bit addressable

- : this bit location is reserved

TIMER / COUNTER 0 AND 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in Table 4:

Table 4. Timer/Counter 0 and 1 Operating Modes

Mode	Description	TMOD				Input Clock	
		Gate	$C/\overline{T}$	M1	M0	internal	external (Max.)
0	8-bit timer/counter with a divide-by-32 prescaler	X	X	0	0	$f_{osc} \div (12 \times 32)$	$f_{osc} \div (24 \times 32)$
1	16-bit timer/counter	X	X	0	1	$f_{osc} \div 12$	$f_{osc} \div 24$
2	8-bit timer/counter with 8-bit auto-reload	X	X	1	0	$f_{osc} \div 12$	$f_{osc} \div 24$
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	X	X	1	1	$f_{osc} \div 12$	$f_{osc} \div 24$

In the "timer" function ($C/\overline{T} = "0"$) the register is incremented every machine cycle. Therefore the count rate is $f_{osc}/12$.

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{osc}/24$. External inputs $\overline{INT0}$ and $\overline{INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. Figure 2 illustrates the input clock logic.




Figure 2. Timer/Counter 0 and 1 Input Clock Logic

TIMER 2

Timer 2 is a 16-bit timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T}2$ (T2CON.1). It has three operating modes as shown in Table 5.

Table 5. Timer/Counter 2 Operating Modes

Mode	T2CON			T2MOD	T2CON	P1.1/ T2EX	Remarks	Input Clock	
	RCLK or TCLK	CP/ $\overline{RL}2$	TR2	DCEN	EXEN2			internal	external (P1.0/T2)
16-bit Auto-Reload	0	0	1	0	0	X	reload upon overflow	$f_{osc} \div 12$	Max. $f_{osc} \div 24$
	0	0	1	0	1	↓	reload trigger (falling edge)		
	0	0	1	1	X	0	Down counting		
	0	0	1	1	X	1	Up counting		
16-bit Capture	0	1	1	X	0	X	16 bit Timer/ Counter (only up-counting)	$f_{osc} \div 12$	Max. $f_{osc} \div 24$
	0	1	1	X	1	↓	capture TH2, TL2 → RC2H, RC2L		
Baud Rate Generator	1	X	1	X	0	X	no overflow interrupt request (TF2)	$f_{osc} \div 12$	Max. $f_{osc} \div 24$
	1	X	1	X	1	↓	extra external interrupt ("Timer 2")		
Off	X	X	0	X	X	X	Timer 2 stops	-	-

Note: ↓ =  falling edge

SERIAL INTERFACE (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in Table 6. The possible baud rates can be calculated using the formulas given in Table 7.

Table 6. USART Operating Modes

Mode	SCON		Baudrate	Description
	SM0	SM1		
0	0	0	$\frac{f_{OSC}}{12}$	Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through TxD) or received (RxD)
2	1	0	$\frac{f_{OSC}}{32}$ or $\frac{f_{OSC}}{64}$	9-bit UART 11 bits are transmitted (TxD) or received (RxD)
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate

Table 7. Formulas for Calculating Baud rates

Baud Rate derived from	Interface Mode	Baudrate
Oscillator	0	$\frac{f_{OSC}}{12}$
	2	$\frac{2^{SMOD}}{64} \times f_{OSC}$
Timer 1 (16-bit timer) (8-bit timer with 8-bit auto reload)	1,3	$\frac{2^{SMOD}}{32} \times (Timer\ 1\ overflow)$
	1,3	$\frac{2^{SMOD}}{32} \times \frac{f_{OSC}}{12 \times [256 - (TH1)]}$
Timer 2	1,3	$\frac{f_{OSC}}{32 \times [65536 - (RC2H, RC2L)]}$

INTERRUPT SYSTEM

The GMS90 series provides 5 (4K bytes ROM version) or 6 (above 8K bytes ROM version) interrupt sources with two priority levels. Figure 3 gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 3. Interrupt Request Sources

Table 8. Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vectors	Vector Address
RESET	RESET	0000H
IE0	External interrupt 0	0003H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013H
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023H
TF2 + EXF2	Timer 2 interrupt	002BH

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in Table 9.

Table 9. Interrupt Priority-Within-Level

Interrupt Source		Priority
External Interrupt 0	IE0	High
Timer 0 Interrupt	TF0	↓
External Interrupt 1	IE1	↓
Timer 1 Interrupt	TF1	↓
Serial Channel	RI + TI	↓
Timer 2 Interrupt	TF2 + EXF2	Low

Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. Table 10 gives a general overview of the power saving modes.

Table 10. Power Saving Modes Overview

Mode	Entering Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	- Enabled interrupt - Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power-Down mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped, contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR contents).

In the Power Down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the Power Down mode is invoked, and that V_{CC} is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Ambient temperature under bias (T_A).....	-40 to + 85 °C
Storage temperature (T_{ST}).....	-65 to + 150 °C
Voltage on V_{CC} pins with respect to ground (V_{SS})	-0.5V to 6.5V
Voltage on any pin with respect to ground (V_{SS})	-0.5V to V_{CC} + 0.5V
Input current on any pin during overload condition.....	-15mA to +15mA
Absolute sum of all input currents during overload condition	100mA
Power dissipation	1.5W

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

DC Characteristics

DC Characteristics for GMS90C31/32, GMS90C51/52/54/56/58

V_{CC} = 5V + 10%, -15%; V_{SS} =0V; T_A = 0°C to 70°C

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage (except $\overline{EA}$, RESET)	V_{IL}	-0.5	$0.2V_{CC} - 0.1$	V	-
Input low voltage ($\overline{EA}$)	V_{IL1}	-0.5	$0.2V_{CC} - 0.3$	V	-
Input low voltage (RESET)	V_{IL2}	-0.5	$0.2V_{CC} + 0.1$	V	-
Input high voltage (except XTAL1, $\overline{EA}$, RESET)	V_{IH}	$0.2V_{CC} + 0.9$	$V_{CC} + 0.5$	V	-
Input high voltage to XTAL1	V_{IH1}	$0.7V_{CC}$	$V_{CC} + 0.5$	V	-
Input high voltage to $\overline{EA}$, RESET	V_{IH2}	$0.6V_{CC}$	$V_{CC} + 0.5$	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.45	V	I_{OL} = 1.6mA ¹⁾
Output low voltage (port 0, ALE, $\overline{PSEN}$)	V_{OL1}	-	0.45	V	I_{OL} = 3.2mA ¹⁾
Output high voltage (ports 1, 2, 3)	V_{OH}	2.4 $0.9V_{CC}$	-	V	I_{OH} = -80 μ A I_{OH} = -10 μ A
Output high voltage (port 0 in external bus mode, ALE, $\overline{PSEN}$)	V_{OH1}	2.4 $0.9V_{CC}$	-	V	I_{OH} = -800 μ A ²⁾ I_{OH} = -80 μ A ²⁾
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-10	-50	μ A	V_{IN} = 0.45V
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{TL}	-65	-650	μ A	V_{IN} = 2.0V
Input leakage current (port 0, $\overline{EA}$)	I_{LI}	-	± 1	μ A	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	-	10	pF	f_C = 1MHz T_A = 25°C
Power supply current:					
Active mode, 12MHz ³⁾	I_{CC}	-	21	mA	V_{CC} = 5V ⁴⁾
Idle mode, 12MHz ³⁾	I_{CC}	-	4.8	mA	V_{CC} = 5V ⁵⁾
Active mode, 24 MHz ³⁾	I_{CC}	-	36.2	mA	V_{CC} = 5V ⁴⁾
Idle mode, 24MHz ³⁾	I_{CC}	-	8.2	mA	V_{CC} = 5V ⁵⁾
Active mode, 40 MHz ³⁾	I_{CC}	-	58.5	mA	V_{CC} = 5V ⁴⁾
Idle mode, 40 MHz ³⁾	I_{CC}	-	12.5	mA	V_{CC} = 5V ⁵⁾
Power Down Mode ³⁾	I_{PD}	-	50	μ A	V_{CC} = 5V ⁶⁾

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3.
The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading: $> 50\text{pF}$ at 3.3V , $> 100\text{pF}$ at 5V), the noise pulse on ALE line may exceed 0.8V . In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{\text{PSEN}}$ to momentarily fall below the $0.9V_{CC}$ specification when the address lines are stabilizing.
- 3) I_{CC} Max at other frequencies is given by:
active mode: $I_{CC} = 1.27 \times f_{OSC} + 5.73$
idle mode: $I_{CC} = 0.28 \times f_{OSC} + 1.45$ (except OTP devices)
where f_{OSC} is the oscillator frequency in MHz. I_{CC} values are given in mA and measured at $V_{CC} = 5\text{V}$.
- 4) I_{CC} (active mode) is measured with:
XTAL1 driven with $t_{CLCH}, t_{CHCL} = 5\text{ns}$, $V_{IL} = V_{SS} + 0.5\text{V}$, $V_{IH} = V_{CC} - 0.5\text{V}$; XTAL2 = N.C.;
 $\overline{\text{EA}} = \text{Port0} = \text{RESET} = V_{CC}$; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1mA).
- 5) I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled;
XTAL1 driven with $t_{CLCH}, t_{CHCL} = 5\text{ns}$, $V_{IL} = V_{SS} + 0.5\text{V}$, $V_{IH} = V_{CC} - 0.5\text{V}$; XTAL2 = N.C.;
 $\text{RESET} = \overline{\text{EA}} = V_{SS}$; Port0 = V_{CC} ; all other pins are disconnected;
- 6) I_{PD} (Power Down Mode) is measured under following conditions:
 $\overline{\text{EA}} = \text{Port0} = V_{CC}$; $\text{RESET} = V_{SS}$; XTAL2 = N.C.; XTAL1 = V_{SS} ; all other pins are disconnected.

DC Characteristics for GMS97C51/52/54/56/58 (H)
 $V_{CC} = 5V \pm 10\%, -15\%$; $V_{SS} = 0V$; $T_A = 0^\circ C$ to $70^\circ C$

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage (except EA, RESET)	V_{IL}	-0.5	$0.2V_{CC} - 0.1$	V	-
Input low voltage ($\overline{EA}$)	V_{IL1}	-0.5	$0.2V_{CC} - 0.3$	V	-
Input low voltage (RESET)	V_{IL2}	-0.5	$0.2V_{CC} + 0.1$	V	-
Input high voltage (except XTAL1, $\overline{EA}$, RESET)	V_{IH}	$0.2V_{CC} + 0.9$	$V_{CC} + 0.5$	V	-
Input high voltage to XTAL1	V_{IH1}	$0.7V_{CC}$	$V_{CC} + 0.5$	V	-
Input high voltage to $\overline{EA}$, RESET	V_{IH2}	$0.6V_{CC}$	$V_{CC} + 0.5$	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.45	V	$I_{OL} = 1.6mA$ ¹⁾
Output low voltage (port 0, ALE, PSEN)	V_{OL1}	-	0.45	V	$I_{OL} = 3.2mA$ ¹⁾
Output high voltage (ports 1, 2, 3)	V_{OH}	2.4 $0.9V_{CC}$	-	V	$I_{OH} = -80\mu A$ $I_{OH} = -10\mu A$
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V_{OH1}	2.4 $0.9V_{CC}$	-	V	$I_{OH} = -800\mu A$ ²⁾ $I_{OH} = -80\mu A$ ²⁾
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-10	-50	μA	$V_{IN} = 0.45V$
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{TL}	-65	-650	μA	$V_{IN} = 2.0V$
Input leakage current (port 0, EA)	I_{LI}	-	± 1	μA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	-	10	pF	$f_C = 1MHz$ $T_A = 25^\circ C$
Power supply current:					
Active mode, 12MHz ³⁾	I_{CC}	-	21	mA	$V_{CC} = 5V$ ⁴⁾
Idle mode, 12MHz ³⁾	I_{CC}	-	4.8	mA	$V_{CC} = 5V$ ⁵⁾
Active mode, 24 MHz ³⁾	I_{CC}	-	36.2	mA	$V_{CC} = 5V$ ⁴⁾
Idle mode, 24MHz ³⁾	I_{CC}	-	8.2	mA	$V_{CC} = 5V$ ⁵⁾
Active mode, 33 MHz ³⁾	I_{CC}	-	45	mA	$V_{CC} = 5V$ ⁴⁾
Idle mode, 33 MHz ³⁾	I_{CC}	-	10	mA	$V_{CC} = 5V$ ⁵⁾
Power Down Mode ³⁾	I_{PD}	-	50	μA	$V_{CC} = 5V$ ⁶⁾

DC Characteristics for GMS90L31/32, GMS90L51/52/54/56/58
 $V_{CC} = 3.3V \pm 0.3V, -0.6V; V_{SS} = 0V; T_A = 0^{\circ}C \text{ to } 70^{\circ}C$

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage	V_{IL}	-0.5	0.8	V	-
Input high voltage	V_{IH}	2.0	$V_{CC} + 0.5$	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.45 0.30	V	$I_{OL} = 1.6mA$ ¹⁾ $I_{OL} = 100\mu A$ ¹⁾
Output low voltage (port 0, ALE, $\overline{PSEN}$)	V_{OL1}	-	0.45 0.30	V	$I_{OL} = 3.2mA$ ¹⁾ $I_{OL} = 200\mu A$ ¹⁾
Output high voltage (ports 1, 2, 3)	V_{OH}	2.0 $0.9V_{CC}$	-	V	$I_{OH} = -20\mu A$ $I_{OH} = -10\mu A$
Output high voltage (port 0 in external bus mode, ALE, $\overline{PSEN}$)	V_{OH1}	2.0 $0.9V_{CC}$	-	V	$I_{OH} = -800\mu A$ ²⁾ $I_{OH} = -80\mu A$ ²⁾
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-1	-50	μA	$V_{IN} = 0.45V$
Logical 1-to-0 transition cur- rent (ports 1, 2, 3)	I_{TL}	-25	-250	μA	$V_{IN} = 2.0V$
Input leakage current (port 0, $\overline{EA}$)	I_{LI}	-	± 1	μA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	-	10	pF	$f_C = 1MHz$ $T_A = 25^{\circ}C$
Power supply current:					
Active mode, 16 MHz ³⁾	I_{CC}	-	15	mA	$V_{CC} = 3.6V$ ⁴⁾
Idle mode, 16MHz ³⁾	I_{CC}	-	5	mA	$V_{CC} = 2.6V$ ⁵⁾
Power Down Mode ³⁾	I_{PD}	-	10	μA	$V_{CC} = 2 \sim 5.5V$ ⁶⁾

DC Characteristics for GMS97L51/52/54/56/58
 $V_{CC} = 3.3V \pm 0.3V, -0.6V; V_{SS} = 0V; T_A = 0^{\circ}C \text{ to } 70^{\circ}C$

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	max.		
Input low voltage	V_{IL}	-0.5	0.8	V	-
Input high voltage	V_{IH}	2.0	$V_{CC} + 0.5$	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.45 0.30	V	$I_{OL} = 1.6mA$ ¹⁾ $I_{OL} = 100\mu A$ ¹⁾
Output low voltage (port 0, ALE, $\overline{PSEN}$)	V_{OL1}	-	0.45 0.30	V	$I_{OL} = 3.2mA$ ¹⁾ $I_{OL} = 200\mu A$ ¹⁾
Output high voltage (ports 1, 2, 3)	V_{OH}	2.0 $0.9V_{CC}$	-	V	$I_{OH} = -20\mu A$ $I_{OH} = -10\mu A$
Output high voltage (port 0 in external bus mode, ALE, $\overline{PSEN}$)	V_{OH1}	2.0 $0.9V_{CC}$	-	V	$I_{OH} = -800\mu A$ ²⁾ $I_{OH} = -80\mu A$ ²⁾
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-1	-50	μA	$V_{IN} = 0.45V$
Logical 1-to-0 transition cur- rent (ports 1, 2, 3)	I_{TL}	-25	-250	μA	$V_{IN} = 2.0V$
Input leakage current (port 0, $\overline{EA}$)	I_{LI}	-	± 1	μA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	-	10	pF	$f_C = 1MHz$ $T_A = 25^{\circ}C$
Power supply current:					
Active mode, 12MHz ³⁾	I_{CC}	-	15	mA	$V_{CC} = 3.6V$ ⁴⁾
Idle mode, 12MHz ³⁾	I_{CC}	-	5	mA	$V_{CC} = 2.6V$ ⁵⁾
Power Down Mode ³⁾	I_{PD}	-	10	μA	$V_{CC} = 2 \sim 5.5V$ ⁶⁾

AC Characteristics

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a 't' (stand for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

C: Clock

D: Input Data

H: Logic level HIGH

I: Instruction (program memory contents)

L: Logic level LOW, or ALE

P: PSEN

Q: Output Data

R: RD signal

T: Time

V: Valid

W: WR signal

X: No longer a valid logic level

Z: Float

For example,

t_{AVLL} = Time from Address Valid to ALE Low

t_{LLPL} = Time from ALE Low to PSEN Low

AC Characteristics for GMS90 series (12MHz version)

V_{CC}= 5V : $V_{CC} = 5V + 10\%, -15\%$; $V_{SS} = 0V$; $T_A = 0^\circ C$ to $70^\circ C$
(C_L for port 0, ALE and PSEN outputs = 100pF; C_L for all other outputs = 80pF)

V_{CC}= 3.3V : $V_{CC} = 3.3V + 0.3V, -0.6V$; $V_{SS} = 0V$; $T_A = 0^\circ C$ to $70^\circ C$
(C_L for port 0, ALE and PSEN outputs = 50pF; C_L for all other outputs = 50pF)

Variable clock : $V_{CC} = 5V$: $1/t_{CLCL} = 3.5 \text{ MHz to } 12 \text{ MHz}$
 $V_{CC} = 3.3V$: $1/t_{CLCL} = 1 \text{ MHz to } 12 \text{ MHz}$

External Program Memory Characteristics

Parameter	Symbol	12 MHz Oscillator		Variable Oscillator $1/t_{CLCL} = 3.5 \text{ to } 12 \text{ MHz}$		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t_{LHLL}	127	-	$2t_{CLCL}-40$	-	ns
Address setup to ALE	t_{AVLL}	43	-	$t_{CLCL}-40$	-	ns
Address hold after ALE	t_{LLAX}	30	-	$t_{CLCL}-53$	-	ns
ALE low to valid instruction in	t_{LLIV}	-	233	-	$4t_{CLCL}-100$	ns
ALE to $\overline{\text{PSEN}}$	t_{LLPL}	58	-	$t_{CLCL}-25$	-	ns
$\overline{\text{PSEN}}$ pulse width	t_{PLPH}	215	-	$3t_{CLCL}-35$	-	ns
$\overline{\text{PSEN}}$ to valid instruction in	t_{PLIV}	-	150	-	$3t_{CLCL}-100$	ns
Input instruction hold after $\overline{\text{PSEN}}$	t_{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{\text{PSEN}}$	$t_{PXIZ}^\dagger$	-	63	-	$t_{CLCL}-20$	ns
Address valid after $\overline{\text{PSEN}}$	$t_{PXAV}^\dagger$	75	-	$t_{CLCL}-8$	-	ns

Parameter	Symbol	12 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 12MHz		Unit
		Min.	Max.	Min.	Max.	
Address to valid instruction in	t _{AVIV}	-	302	-	5t _{CLCL} -115	ns
Address float to $\overline{\text{PSEN}}$	t _{AZPL}	0	-	0	-	ns

[†] Interfacing the GMS90 series to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS90 series (12MHz)

External Data Memory Characteristics

Parameter	Symbol	12 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 12MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{\text{RD}}$ pulse width	t _{RLRH}	400	-	6t _{CLCL} -100	-	ns
$\overline{\text{WR}}$ pulse width	t _{WLWH}	400	-	6t _{CLCL} -100	-	ns
Address hold after ALE	t _{LLAX2}	53	-	t _{CLCL} -30	-	ns
$\overline{\text{RD}}$ to valid data in	t _{RLDV}	-	252	-	5t _{CLCL} -165	ns
Data hold after $\overline{\text{RD}}$	t _{RHDx}	0	-	0	-	ns
Data float after $\overline{\text{RD}}$	t _{RHDZ}	-	97	-	2t _{CLCL} -70	ns
ALE to valid data in	t _{LLDV}	-	517	-	8t _{CLCL} -150	ns
Address to valid data in	t _{AVDV}	-	585	-	9t _{CLCL} -165	ns
ALE to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{LLWL}	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
Address valid to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{AVWL}	203	-	4t _{CLCL} -130	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
Data valid to $\overline{\text{WR}}$ transition	t _{QVWX}	33	-	t _{CLCL} -50	-	ns
Data setup before $\overline{\text{WR}}$	t _{QVWH}	433	-	7t _{CLCL} -150	-	ns
Data hold after $\overline{\text{WR}}$	t _{WHQX}	33	-	t _{CLCL} -50	-	ns
Address float after $\overline{\text{RD}}$	t _{RLAZ}	-	0	-	0	ns

Advance Information (12MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 12MHz)		Unit
		Min.	Max.	
Oscillator period (V _{CC} =5V) Oscillator period (V _{CC} =3.3V)	t _{CLCL} t _{CLCL}	83.3 83.3	285.7 1	ns
High time	t _{CHCX}	20	t _{CLCL} - t _{CLCX}	ns
Low time	t _{CLCX}	20	t _{CLCL} - t _{CHCX}	ns
Rise time	t _{CLCH}	-	20	ns
Fall time	t _{CHCL}	-	20	ns

AC Characteristics for GMS90 series (16MHz version)
 $V_{CC} = 3.3V + 0.3V, -0.6V; V_{SS} = 0V; T_A = 0^{\circ}C \text{ to } 70^{\circ}C$
 $(C_L \text{ for port 0, ALE and } \overline{PSEN} \text{ outputs} = 50pF; C_L \text{ for all other outputs} = 50pF)$
External Program Memory Characteristics

Parameter	Symbol	16 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 16MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t _{LHLL}	85	-	2t _{CLCL} -40	-	ns
Address setup to ALE	t _{AVLL}	23	-	t _{CLCL} -40	-	ns
Address hold after ALE	t _{LLAX}	23	-	t _{CLCL} -40	-	ns
ALE low to valid instruction in	t _{LLIV}	-	150	-	4t _{CLCL} -100	ns
ALE to $\overline{PSEN}$	t _{LLPL}	38	-	t _{CLCL} -25	-	ns
$\overline{PSEN}$ pulse width	t _{PLPH}	153	-	3t _{CLCL} -35	-	ns
$\overline{PSEN}$ to valid instruction in	t _{PLIV}	-	88	-	3t _{CLCL} -100	ns
Input instruction hold after $\overline{PSEN}$	t _{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t _{PXIZ} [†]	-	43	-	t _{CLCL} -20	ns
Address valid after $\overline{PSEN}$	t _{PXAV} [†]	55	-	t _{CLCL} -8	-	ns
Address to valid instruction in	t _{AVIV}	-	198	-	5t _{CLCL} -115	ns
Address float to $\overline{PSEN}$	t _{AZPL}	0	-	0	-	ns

[†] Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS90 series (16MHz)

External Data Memory Characteristics

Parameter	Symbol	16 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 16MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{\text{RD}}$ pulse width	t _{RLRH}	275	-	6t _{CLCL} -100	-	ns
$\overline{\text{WR}}$ pulse width	t _{WLWH}	275	-	6t _{CLCL} -100	-	ns
Address hold after ALE	t _{LLAX2}	23	-	t _{CLCL} -40	-	ns
$\overline{\text{RD}}$ to valid data in	t _{RLDV}	-	183	-	5t _{CLCL} -130	ns
Data hold after $\overline{\text{RD}}$	t _{RHDX}	0	-	0	-	ns
Data float after $\overline{\text{RD}}$	t _{RHDZ}	-	75	-	2t _{CLCL} -50	ns
ALE to valid data in	t _{LLDV}	-	350	-	8t _{CLCL} -150	ns
Address to valid data in	t _{AVDV}	-	398	-	9t _{CLCL} -165	ns
ALE to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{LLWL}	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
Address valid to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{AVWL}	120	-	4t _{CLCL} -130	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	28	97	t _{CLCL} -35	t _{CLCL} +35	ns
Data valid to $\overline{\text{WR}}$ transition	t _{QVWX}	13	-	t _{CLCL} -50	-	ns
Data setup before $\overline{\text{WR}}$	t _{QVWH}	288	-	7t _{CLCL} -150	-	ns
Data hold after $\overline{\text{WR}}$	t _{WHQX}	23	-	t _{CLCL} -40	-	ns
Address float after $\overline{\text{RD}}$	t _{RLAZ}	-	0	-	0	ns

Advance Information (16MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 16MHz)		Unit
		Min.	Max.	
Oscillator period	t _{CLCL}	62.5	285.7	ns
High time	t _{CHCX}	17	t _{CLCL} - t _{CLCX}	ns
Low time	t _{CLCX}	17	t _{CLCL} - t _{CHCX}	ns
Rise time	t _{CLCH}	-	17	ns
Fall time	t _{CHCL}	-	17	ns

AC Characteristics for GMS90 series (24MHz version)
 $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$; $T_A = 0^\circ C$ to $70^\circ C$

(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

External Program Memory Characteristics

Parameter	Symbol	24 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 24MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t _{LHLL}	43	-	2t _{CLCL} -40	-	ns
Address setup to ALE	t _{AVLL}	17	-	t _{CLCL} -25	-	ns
Address hold after ALE	t _{LLAX}	17	-	t _{CLCL} -25	-	ns
ALE low to valid instruction in	t _{LLIV}	-	80	-	4t _{CLCL} -87	ns
ALE to $\overline{PSEN}$	t _{LLPL}	22	-	t _{CLCL} -20	-	ns
$\overline{PSEN}$ pulse width	t _{PLPH}	95	-	3t _{CLCL} -30	-	ns
$\overline{PSEN}$ to valid instruction in	t _{PLIV}	-	60	-	3t _{CLCL} -65	ns
Input instruction hold after $\overline{PSEN}$	t _{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t _{PXIZ} [†]	-	32	-	t _{CLCL} -10	ns
Address valid after $\overline{PSEN}$	t _{PXAV} [†]	37	-	t _{CLCL} -5	-	ns
Address to valid instruction in	t _{AVIV}	-	148	-	5t _{CLCL} -60	ns
Address float to $\overline{PSEN}$	t _{AZPL}	0	-	0	-	ns

[†] Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS90 series (24MHz)

External Data Memory Characteristics

Parameter	Symbol	24 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 24MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{\text{RD}}$ pulse width	t _{RLRH}	180	-	6t _{CLCL} -70	-	ns
$\overline{\text{WR}}$ pulse width	t _{WLWH}	180	-	6t _{CLCL} -70	-	ns
Address hold after ALE	t _{LLAX2}	15	-	t _{CLCL} -27	-	ns
$\overline{\text{RD}}$ to valid data in	t _{RLDV}	-	118	-	5t _{CLCL} -90	ns
Data hold after $\overline{\text{RD}}$	t _{RHDX}	0	-	0	-	ns
Data float after $\overline{\text{RD}}$	t _{RHDZ}	-	63	-	2t _{CLCL} -20	ns
ALE to valid data in	t _{LLDV}	-	200	-	8t _{CLCL} -133	ns
Address to valid data in	t _{AVDV}	-	220	-	9t _{CLCL} -155	ns
ALE to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{LLWL}	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns
Address valid to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{AVWL}	67	-	4t _{CLCL} -97	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
Data valid to $\overline{\text{WR}}$ transition	t _{QVWX}	5	-	t _{CLCL} -37	-	ns
Data setup before $\overline{\text{WR}}$	t _{QVWH}	170	-	7t _{CLCL} -122	-	ns
Data hold after $\overline{\text{WR}}$	t _{WHQX}	15	-	t _{CLCL} -27	-	ns
Address float after $\overline{\text{RD}}$	t _{RLAZ}	-	0	-	0	ns

Advance Information (24MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 24MHz)		Unit
		Min.	Max.	
Oscillator period	t _{CLCL}	41.7	285.7	ns
High time	t _{CHCX}	12	t _{CLCL} - t _{CLCX}	ns
Low time	t _{CLCX}	12	t _{CLCL} - t _{CHCX}	ns
Rise time	t _{CLCH}	-	12	ns
Fall time	t _{CHCL}	-	12	ns

AC Characteristics for GMS90 series (33MHz version)
 $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$; $T_A = 0^\circ C$ to $70^\circ C$

(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

External Program Memory Characteristics

Parameter	Symbol	33 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 33MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t _{LHLL}	40	-	2t _{CLCL} -20	-	ns
Address setup to ALE	t _{AVLL}	10	-	t _{CLCL} -20	-	ns
Address hold after ALE	t _{LLAX}	10	-	t _{CLCL} -20	-	ns
ALE low to valid instruction in	t _{LLIV}	-	56	-	4t _{CLCL} -65	ns
ALE to $\overline{PSEN}$	t _{LLPL}	15	-	t _{CLCL} -15	-	ns
$\overline{PSEN}$ pulse width	t _{PLPH}	80	-	3t _{CLCL} -20	-	ns
$\overline{PSEN}$ to valid instruction in	t _{PLIV}	-	35	-	3t _{CLCL} -55	ns
Input instruction hold after $\overline{PSEN}$	t _{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t _{PXIZ} [†]	-	20	-	t _{CLCL} -10	ns
Address valid after $\overline{PSEN}$	t _{PXAV} [†]	25	-	t _{CLCL} -5	-	ns
Address to valid instruction in	t _{AVIV}	-	91	-	5t _{CLCL} -60	ns
Address float to $\overline{PSEN}$	t _{AZPL}	0	-	0	-	ns

[†] Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS90 series (33MHz)

External Data Memory Characteristics

Parameter	Symbol	33 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 33MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{\text{RD}}$ pulse width	t _{RLRH}	132	-	6t _{CLCL} -50	-	ns
$\overline{\text{WR}}$ pulse width	t _{WLWH}	132	-	6t _{CLCL} -50	-	ns
Address hold after ALE	t _{LLAX2}	10	-	t _{CLCL} -20	-	ns
$\overline{\text{RD}}$ to valid data in	t _{RLDV}	-	81	-	5t _{CLCL} -70	ns
Data hold after $\overline{\text{RD}}$	t _{RHDX}	0	-	0	-	ns
Data float after $\overline{\text{RD}}$	t _{RHDZ}	-	46	-	2t _{CLCL} -15	ns
ALE to valid data in	t _{LLDV}	-	153	-	8t _{CLCL} -90	ns
Address to valid data in	t _{AVDV}	-	183	-	9t _{CLCL} -90	ns
ALE to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{LLWL}	71	111	3t _{CLCL} -20	3t _{CLCL} +20	ns
Address valid to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{AVWL}	66	-	4t _{CLCL} -55	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	10	40	t _{CLCL} -20	t _{CLCL} +20	ns
Data valid to $\overline{\text{WR}}$ transition	t _{QVWX}	5	-	t _{CLCL} -25	-	ns
Data setup before $\overline{\text{WR}}$	t _{QVWH}	142	-	7t _{CLCL} -70	-	ns
Data hold after $\overline{\text{WR}}$	t _{WHQX}	10	-	t _{CLCL} -20	-	ns
Address float after $\overline{\text{RD}}$	t _{RLAZ}	-	0	-	0	ns

Advance Information (33MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 24MHz)		Unit
		Min.	Max.	
Oscillator period	t _{CLCL}	30.3	285.7	ns
High time	t _{CHCX}	11.5	t _{CLCL} - t _{CLCX}	ns
Low time	t _{CLCX}	11.5	t _{CLCL} - t _{CHCX}	ns
Rise time	t _{CLCH}	-	5	ns
Fall time	t _{CHCL}	-	5	ns

AC Characteristics for GMS90 series (40MHz version)
 $V_{CC} = 5V + 10\%, -15\%$; $V_{SS} = 0V$; $T_A = 0^{\circ}C$ to $70^{\circ}C$

(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

External Program Memory Characteristics

Parameter	Symbol	40 MHz Oscillator		Variable Oscillator 1/t _{CLCL} = 3.5 to 40MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t _{LHLL}	35	-	2t _{CLCL} -15	-	ns
Address setup to ALE	t _{AVLL}	10	-	t _{CLCL} -15	-	ns
Address hold after ALE	t _{LLAX}	10	-	t _{CLCL} -15	-	ns
ALE low to valid instruction in	t _{LLIV}	-	55	-	4t _{CLCL} -45	ns
ALE to $\overline{PSEN}$	t _{LLPL}	10	-	t _{CLCL} -15	-	ns
$\overline{PSEN}$ pulse width	t _{PLPH}	60	-	3t _{CLCL} -15	-	ns
$\overline{PSEN}$ to valid instruction in	t _{PLIV}	-	25	-	3t _{CLCL} -50	ns
Input instruction hold after $\overline{PSEN}$	t _{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t _{PXIZ} [†]	-	15	-	t _{CLCL} -10	ns
Address valid after $\overline{PSEN}$	t _{PXAV} [†]	20	-	t _{CLCL} -5	-	ns
Address to valid instruction in	t _{AVIV}	-	65	-	5t _{CLCL} -60	ns
Address float to $\overline{PSEN}$	t _{AZPL}	5	-	5	-	ns

[†] Interfacing the GMS90 series to devices with float times up to 20 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS90 series (40MHz)

External Data Memory Characteristics

Parameter	Symbol	at 40 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 to 40MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{\text{RD}}$ pulse width	t _{RLRH}	120	-	6t _{CLCL} -30	-	ns
$\overline{\text{WR}}$ pulse width	t _{WLWH}	120	-	6t _{CLCL} -30	-	ns
Address hold after ALE	t _{LLAX2}	10	-	t _{CLCL} -15	-	ns
$\overline{\text{RD}}$ to valid data in	t _{RLDV}	-	75	-	5t _{CLCL} -50	ns
Data hold after $\overline{\text{RD}}$	t _{RHDX}	0	-	0	-	ns
Data float after $\overline{\text{RD}}$	t _{RHDZ}	-	38	-	2t _{CLCL} -12	ns
ALE to valid data in	t _{LLDV}	-	150	-	8t _{CLCL} -50	ns
Address to valid data in	t _{AVDV}	-	150	-	9t _{CLCL} -75	ns
ALE to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{LLWL}	60	90	3t _{CLCL} -15	3t _{CLCL} +15	ns
Address valid to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	t _{AVWL}	70	-	4t _{CLCL} -30	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	10	40	t _{CLCL} -15	t _{CLCL} +15	ns
Data valid to $\overline{\text{WR}}$ transition	t _{QVWX}	5	-	t _{CLCL} -20	-	ns
Data setup before $\overline{\text{WR}}$	t _{QVWH}	125	-	7t _{CLCL} -50	-	ns
Data hold after $\overline{\text{WR}}$	t _{WHQX}	5	-	t _{CLCL} -20	-	ns
Address float after $\overline{\text{RD}}$	t _{RLAZ}	-	0	-	0	ns

Advance Information (40MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 40MHz)		Unit
		Min.	Max.	
Oscillator period	t _{CLCL}	25	285.7	ns
High time	t _{CHCX}	10	t _{CLCL} - t _{CLCX}	ns
Low time	t _{CLCX}	10	t _{CLCL} - t _{CHCX}	ns
Rise time	t _{CLCH}	-	10	ns
Fall time	t _{CHCL}	-	10	ns




Figure 4. External Program Memory Read Cycle




Figure 5. External Data Memory Read Cycle






Figure 6. External Data Memory Write Cycle



AC Inputs during testing are driven at $V_{CC}-0.5V$ for a logic '1' and $0.45V$ for a logic '0'.
Timing measurements are made at V_{IHmin} for a logic '1' and V_{ILmax} for a logic '0'.

Figure 7. AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100mV change from load voltage occurs and begins to float when a 100mV change from the loaded V_{OH} / V_{OL} level occurs.
 $I_{OL} / I_{OH} \geq 20mA$.

Figure 8. Float Waveforms




Figure 9. External Clock Cycle

OSCILLATOR CIRCUIT




Figure 10. Recommended Oscillator Circuits

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

OTP ROM Verification Characteristics

ROM Verification Mode 1

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
Address to valid data	t_{AVQV}	-	$48t_{CLCL}$	
ENABLE to valid data	t_{CLCL}	-	$48t_{CLCL}$	ns
Data float after ENABLE	t_{EHQZ}	0	$48t_{CLCL}$	
Oscillator frequency	$1/t_{CLCL}$	4	6	MHz




Figure 11. OTP ROM Verification Mode 1

EPROM CHARACTERISTICS

The GMS97C5X, 97L5X are programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{pp} (programming supply voltage) and in the width and number of the ALE/PROG pulses. The GMS97C5X, 97L5X contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an manufactured by HME. Table 11 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figure 12 and Figure 13. Figure 14 show the circuit configuration for normal program memory verification.

Reading the Signature Bytes :

The GMS97X51/52 signature bytes in locations 030_H and 031_H, the GMS97X54/56/58 signature bytes in locations 05E_H and 07C_H. To read these bytes follow the procedure for EPROM verify, except that P3.6 and P3.7 need to be pulled to a logic low.

The values are:

Device	Location	Contents	Remarks
GMS97X51	30 _H 31 _H	E0 _H 73 _H	Manufacturer ID Device ID
GMS97X52	30 _H 31 _H	E0 _H 71 _H	Manufacturer ID Device ID
GMS97X54	5E _H 7C _H	E0 _H 54 _H	Manufacturer ID Device ID
GMS97X56	5E _H 7C _H	E0 _H 56 _H	Manufacturer ID Device ID
GMS97X58	5E _H 7C _H	E0 _H 58 _H	Manufacturer ID Device ID

Quick-pulse programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the GMS97C5X, 97L5X is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0, RST, $\overline{\text{PSEN}}$ and pins of port 2 and 3 in Table 11 are held at the "Program Code Data" levels indicated in Table 11. The ALE/PROG is pulsed low 25 times(10 times for 97X54/56/58) as shown Figure 13.

To program the encryption table, repeat the 25 pulses (10 pulses for 97X54/56/58) programming sequence for addresses 0 through 1F_H(3F_H for 97X54/56/58), using the "Program Encryption Table" levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulses (10 pulses for 97X54/56/58) programming sequence using the "Pgm Security Bit" levels after one security bit is programmed, further programming of the code memory and

encryption table is disabled. However, the other security bit can still be programmed. Note that the $\overline{EA}/V_{PP}$ pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free glitches and overshoot.




Figure 12. Programming Configuration

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory location to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the "Verify Code Data" levels indicated in Table 11. The contents of the address location will be emitted on port 0 for this operation. If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Program Memory Lock Bits

The two-level Program Lock system consists of 2 Lock bits and a 32-byte (64-byte for GMS97X54/56/58) Encryption Array which are used to protect the program memory against software piracy.

Encryption Array:

Within the EPROM array are 32 bytes (64 bytes for GMS97X54/56/58) of Encryption Array that are initially unprogrammed (all 1s). Every time that a byte is addressed during a verify, address lines are used to select a byte of the Encryption array. This byte is then exclusive-NORed (XNOR) with the code byte, creating an Encrypted Verify byte.

The algorithm, with the array in the unprogrammed state (all 1s), will return the code in its original, unmodified form. It is recommended that whenever the Encryption Array is used, at least one of the Lock Bits be programmed as well.

Lock Bit Protection Modes

Mode	LB1	LB2	Protection Type
1	U	U	No program lock features
2	P	U	Further programming of the EPROM is disabled
3	P	P	Same as mode 2, also verify is disabled

U: unprogrammed, P: programmed

Program / Verify algorithms

Any algorithm in agreement with the conditions listed in Table 11, and which satisfies the timing specifications is suitable.

Table 11. EPROM programming modes

MODE	RST	$\overline{\text{PSEN}}$	$\overline{\text{ALE/PROG}}$	$\overline{\text{EA/V}}_{\text{PP}}$	P2.7	P2.6	P3.7	P3.6
Read Signature	1	0	1	1	0	0	0	0
Program Code Data	1	0	0	V_{PP}	1	0	1	1
Verify Code Data	1	0	1	1	0	0	1	1
Program encryption table	1	0	0	V_{PP}	1	0	1	0
Program security bit 1	1	0	0	V_{PP}	1	1	1	1
Program security bit 2	1	0	0	V_{PP}	1	1	0	0

Notes:

1. "0" = Valid low for that pin, "1" = valid high for that pin.
2. $V_{\text{PP}} = 12.75\text{V} \pm 0.25\text{V}$
3. $V_{\text{CC}} = 5\text{V} \pm 10\%$ during programming and verification.
4. ALE/PROG receives 25 (10 for GMS97X54/56/58) programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100 μs ($\pm 10\mu\text{s}$) and high for a minimum of 10 μs .




Figure 13. PROG Waveform




Figure 14. Program Verification

EPROM Programming and Verification Characteristics

$T_A = 21^\circ\text{C}$ to 27°C , $V_{CC} = 5\text{V} + 10\%, -15\%$; $V_{SS} = 0\text{V}$;

Parameter	Symbol	Limit Values		Unit
		Min.	Max.	
Programming supply voltage	V_{PP}	12.5	13.0	V
Programming supply current	I_{PP}	-	50	mA
Oscillator frequency	$1/t_{CLCL}$	4	6	MHz
Address setup to $\overline{\text{PROG}}$ low	t_{AVGL}	$48t_{CLCL}$	-	-
Address hold after $\overline{\text{PROG}}$	t_{GHAX}	$48t_{CLCL}$	-	-
Data setup to $\overline{\text{PROG}}$	t_{DVGL}	$48t_{CLCL}$	-	-
Data hold after $\overline{\text{PROG}}$	t_{GHDX}	$48t_{CLCL}$	-	-
P2.7 (ENABLE) high to V_{PP}	t_{EHS}	$48t_{CLCL}$	-	-
V_{PP} setup to $\overline{\text{PROG}}$	t_{SHGL}	10	-	μs
V_{PP} hold after $\overline{\text{PROG}}$	t_{GHSL}	10	-	μs
$\overline{\text{PROG}}$ width	t_{GLGL}	90	110	μs
Address to data valid	t_{AVQV}	-	$48t_{CLCL}$	-
ENABLE low to data valid	t_{ELQV}	-	$48t_{CLCL}$	-
Data float after ENABLE	t_{EHQZ}	0	$48t_{CLCL}$	-
$\overline{\text{PROG}}$ high to $\overline{\text{PROG}}$ low	t_{GHGL}	10	-	μs





Figure 15. EPROM Programming and Verification

Plastic Package P-LCC-44

(Plastic Leaded Chip-Carrier)


44PLCC

UNIT: INCH




Plastic Package P-DIP-40

(Plastic Dual in-Line Package)



Plastic Package P-MPQF-44

(Plastic Metric Quad Flat Package)



GMS90X5X-GB

--	--	--

1. Customer Information

ROM size	Package	Vol. / Freq.
☐ 4K ☐ 8K ☐ 16K ☐ 24K ☐ 32K	☐ 44MQFP ☐ 44PLCC ☐ 40PDIP	5V { ☐ 12MHz ☐ 24MHz ☐ 40MHz 3V { ☐ 12MHz ☐ 16MHz
ROM Protection ROM: 4K,8K _____ ROM: 16,24,32K _____ ☐ Without ☐ Normal ☐ Super		
Mask Data	File Name: (_____ .HEX)	
	Check Sum: ☐ Internet ☐ Chollian ☐ Hitel	

3. Marking Specification

HYNIX
GMS90 ① 5 ② -GB □ □ □
□ □ □ □ □ □ □ □ □ □ □ □
YYWW KOREA
©SIEMENS '92

HYNIX
90152-GB
YYWW KOREA
©SIEMENS '92

②ROM size
1: 4K
2: 8K
4: 16K
6: 24K
8: 32K

Customer's part number

[illegible]

4. Delivery Schedule

	Date	Quantity	Hynix Confirmation
Customer Sample	YYYY MM DD • •	pcs	
Risk Order	YYYY MM DD • •	pcs	

This box is written after “5.Verification”.

Verification Date:	YYYY	MM	DD
• •			
Please confirm our verification data.			
Check Sum:			
Tel:		Fax:	
Name & Signature:			

Approval Date: YYYY MM DD	
<i>I agree with your verification data and confirm you to make mask set.</i>	
Tel:	Fax:
Name & Signature:	

Hynix semiconductor