



Isolated Sigma-Delta Modulator

Preliminary Technical Data

AD7400/AD7401

FEATURES

- Up to 20 MHz Data Rate (AD7401)
- 10 MHz Data Rate (AD7400)
- 2nd Order Modulator
- 12 Bit Linearity
- Onboard Digital Isolator
- Onboard Reference
- Low Power Operation:
 - 15 mA max @ 5 V
- 40°C to +105°C Operating Range
- 16-Icd SOIC Package
- Safety and Regulatory Approvals
 - UL Recognition
 - 3750 V_{RMS} for 1 minute per UL 1577
 - CSA Component Acceptance Notice ~5A
 - VDE Certificate of Conformity
 - DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01
 - DIN EN 60950 (VDE 0805): 2001-12; EN 60950:2000
 - V_{IORM} = 840V_{PEAK}

APPLICATIONS


- AC Motor Control
- Data Acquisition Systems
- A/D + Opto-Isolator Replacement

GENERAL DESCRIPTION

The AD7400/AD7401 are 2nd order sigma-delta modulators that convert an analog input signal into a high speed 1-bit data stream with onboard digital isolation based on Analog Devices' *iCoupler*[®] technology. The AD7400/AD7401 operate from a 5 V power supply and accept a differential input signal of ± 200 mV. The analog input is continuously sampled by the analog modulator, eliminating the need for external sample and hold circuitry. The input information is contained in the output stream as a density of ones with data rates up to 20MHz. The original information can be reconstructed with an appropriate digital filter. The serial I/O may use a 5V or 3V supply (V_{DD2}).

The serial interface is digitally isolated. High-speed CMOS,

FUNCTIONAL BLOCK DIAGRAM



*MCLKIN pin on AD7401



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

combined with monolithic air core transformer technology, means the onboard isolation provides outstanding performance characteristics superior to alternatives such as optocoupler devices. The parts provide an on-chip 2.5V reference. The AD7400/AD7401 are offered in a 16-lead SOIC package and have an operating temperature range of -40°C to +105°C.

TABLE OF CONTENTS

AD7400—Specifications	3	Pin Functional Descriptions	8
AD7401—Specifications	4	Theory of Operation	9
TIMING SPECIFICATIONS ¹	5	Outline Dimensions	10
Absolute Maximum Ratings ^{1,3}	6		

REVISION HISTORY

Revision PrG: Preliminary Version

AD7400—SPECIFICATIONS¹**Table 1. ($V_{DD1} = V_{DD2} = 4.5V$ to $5.5V$, $V_{IN+} = -200mV$ to $+200mV$ and $V_{IN-} = 0V$; $T_A = T_{MIN}$ to T_{MAX} , $f_{MCLK} = 10MHz$ unless otherwise noted.)**

Parameter	B Version ^{1,5}	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution	16	Bits min	When Tested with Sinc ³ Filter ⁴ Filter output truncated to 16 Bits
Integral Nonlinearity ²	±1	LSB max	
Differential Nonlinearity ²	±0.9	LSB max	Guaranteed No Missed Codes
Offset Error ²	±0.5	mV max	Bipolar Input Range
Offset Drift vs. Temperature ²	5	µV/°C max	
	2	µV/°C typ	
Offset Drift vs. V_{DD1} ²	0.05	mV/V typ	
Absolute Reference Voltage Tolerance	±1	%min/max	
Reference Voltage Matching	±TBD	%min/max	
V_{REF} Drift vs. Temperature ²	60	ppm/°C typ	
V_{REF} Drift vs. V_{DD1} ²	0.2	% typ	
ANALOG INPUT			
Input Voltage Ranges ⁶	±200	mV min/max	
DC Leakage Current	±1	µA max	
DYNAMIC SPECIFICATIONS			
Signal to Noise + Distortion Ratio (SINAD) ²	70	dBmin	When Tested with Sinc ³ Filter ⁴ $V_{IN+} = 35Hz$, $400mV_{pk-pk}$ sine wave
	76	dB typ	
Total Harmonic Distortion (THD) ²	-80	dB typ	
Peak Harmonic or Spurious Noise (SFDR) ²	-70	dB typ	
Effective number of bits	12	Bits	
Isolation Transient Immunity	15	kV/µs min	
	20	kV/µs typ	
Signal Delay	20	µs typ	Delay through filter varies with actual value of on-board clock. Decimation by 2.
	24	µs max	
LOGIC INPUTS			
Input High Voltage, V_{INH}	2	V min	
Input Low Voltage, V_{INL}	0.8	V max	
Input Current, I_{IN}	±1	µA max	
Input Capacitance, C_{IN} ³	10	pF max	
LOGIC OUTPUTS			
Output High Voltage, V_{OH}	$V_{DD2} - 0.1$	V min	$I_o = -20 \mu A$
Output Low Voltage, V_{OL}	0.4	V max	$I_o = 20 \mu A$
POWER REQUIREMENTS			
V_{DD1}	+4.5/+5.5	Vmin/Vmax	
V_{DD2}	+4.5/+5.5	Vmin/Vmax	
	+2.7/+3.3	Vmin/Vmax	
I_{DD1} ⁷	18.1	mA max	
I_{DD2} ⁷	1.96	mA max	$V_{DD1} = 5V$, Digital I/Ps = 0 V or V_{DD1}

NOTES

¹ Temperature ranges as follows: -40°C to +105°C² See Terminology section.³ Sample tested @ 25°C to ensure compliance.⁴ Filter as defined by Verilog Code.⁵ All voltages are relative to their respective ground.⁶ Beyond the full-scale input range the output is either all zeroes or all ones.

Specifications subject to change without notice.

AD7401—SPECIFICATIONS³**Table 2.** ($V_{DD1} = V_{DD2} = 4.5V$ to $5.5V$, $V_{IN+} = -200mV$ to $+200mV$ and $V_{IN-} = 0V$; $T_A = T_{MIN}$ to T_{MAX} , $f_{CLK} = 20MHz$ unless otherwise noted.)

Parameter	B Version ^{1,5}	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution	16	Bits min	When Tested with Sinc ³ Filter ⁴ Filter output truncated to 16 Bits
Integral Nonlinearity ²	±1	LSB max	
Differential Nonlinearity ²	±0.9	LSB max	Guaranteed No Missed Codes
Offset Error ²	±0.5	mV max	Bipolar Input Range
Offset Drift vs. Temperature ²	5	μV/°C max	
	2	μV/°C typ	
Offset Drift vs. V_{DD1} ²	0.05	mV/V typ	
Absolute Reference Voltage Tolerance	±1	%min/max	
Reference Voltage Matching	±TBD	%min/max	
V_{REF} Drift vs. Temperature ²	60	ppm/°C typ	
V_{REF} Drift vs. V_{DD1} ²	0.2	% typ	
ANALOG INPUT			
Input Voltage Ranges ⁶	±200	mV min/max	
DC Leakage Current	±1	μA max	
DYNAMIC SPECIFICATIONS			
Signal to Noise + Distortion Ratio (SINAD) ⁴	70	dBmin	When Tested with Sinc ³ Filter ⁴ $V_{IN+} = 35Hz, 400mV_{pk-pk}$ sine wave
	76	dB typ	
Total Harmonic Distortion (THD) ²	-80	dB typ	
Peak Harmonic or Spurious Noise (SFDR) ²	-70	dB typ	
Effective number of bits	12	Bits	
Isolation Transient Immunity	15	kV/μs min	
	20	kV/μs typ	
Signal Delay	10	μs typ	Delay through filter varies with actual value of on-board clock. Decimation by 2.
	12	μs max	
LOGIC INPUTS			
Input High Voltage, V_{INH}	2	V min	
Input Low Voltage, V_{INL}	0.8	V max	
Input Current, I_{IN}	±1	μA max	
Input Capacitance, C_{IN} ³	10	pF max	
LOGIC OUTPUTS			
Output High Voltage, V_{OH}	$V_{DD2} - 0.1$	V min	$I_o = -20 \mu A$
Output Low Voltage, V_{OL}	0.4	V max	$I_o = 20 \mu A$
POWER REQUIREMENTS			
V_{DD1}	+4.5/+5.5	Vmin/Vmax	
V_{DD2}	+4.5/+5.5	Vmin/Vmax	
	+2.7/+3.3	Vmin/Vmax	
I_{DD1} ⁷	21.2	mA max	
I_{DD2} ⁷	3.92	mA max	$V_{DD1} = 5V, Digital I/Ps = 0V$ or V_{DD1}

NOTES

³ Temperature ranges as follows: -40°C to +105°C⁴ See Terminology section.⁵ Sample tested @ 25°C to ensure compliance.⁶ Filter as defined by Verilog Code.⁷ All voltages are relative to their respective ground.⁸ Beyond the full-scale input range the output is either all zeroes or all ones.

Specifications subject to change without notice.

TIMING SPECIFICATIONS¹

Table 3. AD7400/AD7401 Timing Specifications ($V_{DD1} = V_{DD2} = 4.5V$ to $5.5V$, $T_A = T_{MAX}$ to T_{MIN} unless otherwise noted.)

Parameter	Limit at T_{MIN} , T_{MAX}	Unit	Description
$F_{MCLKOUT}$	10 8.2/13.2	MHz typ MHz min/max	AD7400
T_{MCLKIN}^2	1 20	MHz min MHz max	AD7401
t_1^3	30	ns max	Data Access Time after MCLK Rising Edge
t_2^3	15	ns min	Data Hold Time after MCLK Rising Edge
t_3	$0.4 \times t_{MCLKIN}$	ns max	Master Clock Low Time
t_4	$0.4 \times t_{MCLKIN}$	ns max	Master Clock High Time

NOTES

¹ Sample tested @ 25°C to ensure compliance. All input signals are specified with $t_r = t_f = 5ns$ (10% to 90% of V_{DD1}) and timed from a voltage level of 1.6 Volts. See Figure 1.

² Mark Space ratio for the MCLKIN input is 40/60 to 60/40.

³ Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8V or 2.0V.




Figure 1. Load Circuit for Digital Output Timing Specifications




Figure 2. Data Timing

ABSOLUTE MAXIMUM RATINGS^{1,3}

Table 4. AD7400/AD7401 Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD1} to GND ₁	-0.3 V to +6.5V
V_{DD2} to GND ₂	-0.3 V to +6.5 V
Analog Input Voltage to GND ₁	-0.3 V to $V_{DD1} + 0.3\text{V}$
Digital Input Voltage to GND ₂	-0.3 V to $V_{DD2} + 0.5\text{V}$
Output Voltage to GND ₂	-0.3 V to $V_{DD2} + 0.3\text{V}$
Input Current to Any Pin Except Supplies ²	$\pm 10\text{mA}$
Operating Temperature Range	-40°C to $+105^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Junction Temperature	$+150^\circ\text{C}$
SOIC Package	
θ_{JA} Thermal Impedance	89.2°C/W
θ_{JC} Thermal Impedance	55.6°C/W
Resistance (Input-Output), R_{I-O}	$10^{12}\Omega$

Capacitance (Input-Output), C_{I-O}	1pF
Lead Temperature, Soldering	
Vapor Phase (60 sec)	$+215^\circ\text{C}$
Infrared (15 sec)	$+220^\circ\text{C}$
ESD	TBD

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Transient currents of up to 100mA will not cause SCR latch up.

³All voltages are relative to their respective ground.

REGULATORY INFORMATION (PENDING)

Table 5. Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Input-Output Withstand Momentary Withstand Voltage ¹	V_{ISO}	3750 min.	V	Note 1
Minimum External Air Gap (Clearance)	L(I01)	8.4 min	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(I02)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Gap (Internal Clearance)		0.025 min	mm	Insulation distance through insulation.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110,1/89,Table 1)

UL ¹	CSA	VDE ²
Recognized under 1577 component recognition program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01 ²
Double insulation, 3750 V rms isolation voltage	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 630 V rms maximum working voltage	Basic insulation, 891 V peak Complies with DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01, DIN EN 60950 (VDE 0805):2001-12; EN 60950:2000 Reinforced insulation, 891 V peak

NOTES

¹ In accordance with UL1577, each AD7400/AD7401 is proof tested by applying an insulation test voltage $\geq 4500\text{ V rms}$ for 1 second (current leakage detection limit = $5\ \mu\text{A}$).

² In accordance with DIN EN 60747-5-2, each AD7400/AD7401 is proof tested by applying an insulation test voltage $\geq 1670\text{ V peak}$ for 1 second (partial discharge detection limit = $5\ \text{pC}$).


DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS (PENDING)

Table 6.

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110 For Rated Mains Voltage ≤ 300 V rms For Rated Mains Voltage ≤ 600 V rms		I-IV I-III	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)		2	
Maximum Working Insulation Voltage	V_{IORM}	891	Vpeak
Input to Output Test Voltage, Method b1 $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC	V_{PR}	1670	V peak
Input to Output Test Voltage, Method a After Environmental Tests Subgroup 1) $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, Partial Discharge < 5p C After Input and/or Safety Test Subgroup 2/3) $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, Partial Discharge < 5p C	V_{PR}	1426 1069	Vpeak Vpeak
Highest Allowable Overvoltage (Transient Overvoltage, $t_{TR} = 10$ sec)	V_{TR}	6000	V peak
Safety-Limiting Values (Maximum value allowed in the event of a failure, also see Thermal Derating Curve)			
Case Temperature	T_S	150	°C
Side 1 Current	I_{S1}	TBD	mA
Side 2 Current	I_{S2}	TBD	mA
Insulation Resistance at T_S , $V_{IO} = 500$ V	R_S	>10 ⁹	Ω

This isolator is suitable for “basic electrical isolation” only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

"*" marking on packages denotes DIN EN 60747-5-2 approval for 891 V peak working voltage.



Pin Functional Descriptions

Table 7. AD7400/AD7401 Pin Function Descriptions

Pin Number	AD7400 Pin Mnemonic	AD7401 Pin Mnemonic	Description
1,7	V _{DD1}	V _{DD1}	Supply Voltage, 5 V ±10%. This is the supply voltage for the isolated side of the AD7400/AD7401 and is relative to GND ₁ .
2	V _{IN+}	V _{IN+}	Positive analog Input, range of ±200 mV .
3	V _{IN-}	V _{IN-}	Negative analog input (normally connected to GND ₁).
18		MCLKIN	Master Clock. Logic Input. An external clock is applied at this pin. A serial clock input from 1MHz to 20MHz may be applied to this pin on the AD7401. The bit stream form the modultaor is valid on the rising edge of MCLKIN.
18	MCLKOUT		Master Clock. Logic Output, 10MHz typical. The bit stream form the modultaor is valid on the rising edge of MCLKOUT on the AD7400.
14	V _{DD2}	V _{DD2}	Supply Voltage, 5 V ±10% or 3V ±10%. This is the supply voltage for the non-isolated side of the AD7400/AD7401 and is relative to GND ₂ .
8	GND ₁	GND ₁	Ground. This is the ground reference point for all circuitry on the isolated side of the AD7400/AD7401.
9,16	GND ₂	GND ₂	Ground. This is the ground reference point for all circuitry on the non-isolated side of the AD7400/AD7401.
4-6,10,12,15	NC	NC	No Connect

Theory of Operation

CIRCUIT INFORMATION

The AD7400/AD7401 Isolated Sigma-Delta Modulator converts an analog input signal into a high-speed, (10MHz using on-board MCLK on AD7400, or up to 20MHz using external MCLK on AD7401), single-bit data stream; the time average of the modulator's single-bit data is directly proportional to the

input signal. Figure 4 shows a typical application circuit where the AD7400/AD7401 is used to provide isolation between the analog input, a current sensing resistor, and the digital output which is then processed by a digital filter to provide an N-bit word.




Figure 4. Typical Application Circuit

Table 8. Analog Input Range

Analog Input	Voltage Input
Full Scale Range	640 mV
+Full Scale	+320 mV
+ Specified Input range	+200 mV
Zero	0 mV
-Specified Input range	-200 mV
-Full Scale	-320mV

OUTLINE DIMENSIONS




Figure 2. 16-Lead Short Outline Package [SOIC] Wide Body (RW-16)—Dimensions shown in millimeters

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Ordering Guide

AD7266 Products	Temperature Package	Package Description	Package Outline
AD7400BRW	-40°C to +105°C	Short Outline I.C. Package	RW-16
AD7401BRW	-40°C to +105°C	Short Outline I.C. Package	RW-16