# 捷多邦,专业PCB打样**ISN5442V240A**#**S**N74LV240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS384F - SEPTEMBER 1997 - REVISED JULY 2003

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

These octal buffers/drivers are designed for 2-V to 5.5-V V<sub>CC</sub> operation.


The 'LV240A devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices are organized as two 4-bit buffers/line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

SN54LV240A . . . J OR W PACKAGE SN74LV240A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



# SN54LV240A . . . FK PACKAGE (TOP VIEW)



#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	PACKAGET		TOP-SIDE MARKING
1	SOIC - DW	Tube of 25	SN74LV240ADW	LV240A
	30IC - DVV	Reel of 2000	SN74LV240ADWR	LV240A
	SOP - NS	Reel of 2000	SN74LV240ANSR	74LV240A
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74LV240ADBR	LV240A
		Tube of 70	SN74LV240APW	WWW.b
	TSSOP - PW	Reel of 2000	SN74LV240APWR	LV240A
		Reel of 250	SN74LV240APWT	
100	TVSOP - DGV	Reel of 2000	SN74LV240ADGVR	LV240A
–55°C to 125°C	CDIP – J	Tube of 20	SNJ54LV240AJ	SNJ54LV240AJ
	CFP – W	Tube of 85	SNJ54LV240AW	SNJ54LV240AW
	LCCC - FK	Tube of 55	SNJ54LV240AFK	SNJ54LV240AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## description/ordering information (continued)


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

# FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z

## logic diagram (positive logic)







# SN54LV240A, SN74LV240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS384F - SEPTEMBER 1997 - REVISED JULY 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, Voc	0.5 V to 7 V
	-0.5 V to 7 V
Voltage range applied to any output in the high-ir	
	tate, $V_O$ (see Notes 1 and 2)0.5 V to $V_{CC}$ + 0.5 V
	±50 mA
	±35 mA
	±70 mA
	DB package
	DGV package 92°C/W
	DW package 58°C/W
	NS package
	PW package
	—65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



# recommended operating conditions (see Note 4)

			SN54L	V240A	SN74L	V240A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
V	High level innertuals as	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7		V	
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7			
		V <sub>CC</sub> = 2 V		0.5		0.5		
\/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		V <sub>CC</sub> ×0.3		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V <sub>CC</sub> ×0.3		V <sub>CC</sub> ×0.3		
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V	
V/0	Output voltage	High or low state	0	√ Vcc	0	Vcc	V	
Vo	Output voltage	3-state	0 ,	5.5	0	5.5	٧	
		V <sub>CC</sub> = 2 V	2	-50		-50	μΑ	
lau	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	00	-2		-2		
ІОН	riigri-iever output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q	-8		-8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16		-16		
		V <sub>CC</sub> = 2 V		50		50	μΑ	
1	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		2		2		
lOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8		8	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		16		16		
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		200		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	.,	SN54LV240A			SN74	UNIT			
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1				
\/a++	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V	
VOH	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48			٧	
	I <sub>OH</sub> = -16 mA	4.5 V	3.8	, k		3.8				
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		,S	0.1			0.1	0.1	
\/a-	I <sub>OL</sub> = 2 mA	2.3 V		27	0.4			0.4	V	
VOL	I <sub>OL</sub> = 8 mA	3 V		<b>!</b>	0.44			0.44	V	
	I <sub>OL</sub> = 16 mA	4.5 V	200		0.55			0.55		
lį	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	20,		±1			±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V	Q.		±5			±5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ	
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0			5			5	μΑ	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		2.3			2.3		pF	



SCLS384F - SEPTEMBER 1997 - REVISED JULY 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV240A		SN74LV240A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> pd	А	Υ			6.3*	11.6*	1*	14*	1	14	
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 15 pF		8.5*	14.6*	1*	17*	1	17	ns
<sup>t</sup> dis	ŌĒ	Υ			9.7*	14.1*	1*	16*	1	16	
<sup>t</sup> pd	А	Υ			8.2	14.4	1/	17	1	17	
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 50 pF		10.3	17.8	77/2	21	1	21	
<sup>t</sup> dis	ŌĒ	Υ			14.2	19.2	0 1	21	1	21	ns
tsk(o)						2	Q.			2	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV240A		SN74LV240A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>pd</sub>	А	Υ			4.6*	7.5*	1*	9*	1	9	
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 15 pF		6.2*	10.6*	1*	12,5*	1	12.5	ns
<sup>t</sup> dis	ŌĒ	Υ			8.3*	12.5*	1*	13.5*	1	13.5	
t <sub>pd</sub>	А	Υ			5.9	11	1	12.5	1	12.5	
t <sub>en</sub>	ŌE	Υ	. 50.5		7.5	14.1	77/2	16	1	16	
<sup>t</sup> dis	ŌE	Υ	$C_L = 50 pF$		11.8	15	Q 1	17	1	17	ns
tsk(o)						1.5	Q.			1.5	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV240A		SN74LV240A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd	А	Υ			3.4*	5.5*	1*	6.5*	1	6.5	
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 15 pF		4.6*	7.3*	1*	8,5*	1	8.5	ns
<sup>t</sup> dis	ŌĒ	Υ			7.4*	12.2*	1*	13.5*	1	13.5	
<sup>t</sup> pd	А	Υ			4.4	7.5	1	8.5	1	8.5	
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 50 pF		5.6	9.3	ን <sub>ሻረ</sub>	10.5	1	10.5	
<sup>t</sup> dis	ŌE	Υ			9.7	14.2	0 1	15.5	1	15.5	ns
tsk(o)						1	Q'			1	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



# SN54LV240A, SN74LV240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS384F – SEPTEMBER 1997 – REVISED JULY 2003

# noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)

	PARAMETER				UNIT
					UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.56		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.49		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.82		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS			UNIT
Card	Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	14	pF
Cpd	Tower dissipation capacitance	CL = 50 pr,	1 = 10 101112	5 V	16.4	рі

SCLS384F - SEPTEMBER 1997 - REVISED JULY 2003

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



#### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

#### 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265