

# Video Signal Driver for DVD Player Monolithic IC MM1567

## Outline

This IC is a video signal driver that supports 6-ch interlace, and was developed for use in DVD players. It contains a low pass filter that attenuates the noise element during DA conversion, and a 6dB amp and 75ΩX3-line driver.

It also has a SAG correction pin for reducing output coupling capacitance, and reinforced output pin ESD protection element allows reduction of external ESD protection diodes.

## Features

- (1)Has SAG correction pin.
- (2)3-line drive possible with 75Ω driver.
- (3)Built-in fourth low pass filter.  
Frequency response: 6.75MHz ± 1dB / 27MHz – 27dB min.
- (4)Built-in 6dB amp.
- (5)Built-in power save function.
- (6)S/N=80dB typ.(Y/C mix:74dB typ.)
- (7)For aerial discharge, ±15kV ESD protection withstand pressure (IEC standard)
- (8)Component circuit control pin allows support for RGB signals.


## Package

SSOP-34A


## Applications

- (1)DVD players
- (2)Digital STB
- (3)Other digital video equipment

Block diagram



Pin Assignment



SSOP-34A

1	Vcc1	18	CrSAG
2	C <sub>IN</sub>	19	Cr <sub>OUT</sub>
3	MUTE1	20	GND2
4	V <sub>IN</sub>	21	CbSAG
5	YC MIX	22	Cb <sub>OUT</sub>
6	Y <sub>IN</sub>	23	GND2
7	BIAS	24	CYSAG
8	GND1	25	CY <sub>OUT</sub>
9	NC	26	GND2
10	GND1	27	YSAG
11	NC	28	Y <sub>OUT</sub>
12	CY <sub>IN</sub>	29	GND2
13	CLP	30	VSAG
14	Cb <sub>IN</sub>	31	V <sub>OUT</sub>
15	MUTE2	32	GND2
16	Cr <sub>IN</sub>	33	C <sub>OUT</sub>
17	GND2	34	Vcc2

Pin Description

Pin No.	Pin name	Function	Internal equivalent circuit diagram
1 34	V <sub>CC1</sub> V <sub>CC2</sub>	V <sub>CC</sub>	
2	C <sub>IN</sub>	Croma input	
3 15	MUTE1 MUTE2	Mute Select  Using of Mute and POWER-SAVING	
4 6	V <sub>IN</sub> Y <sub>IN</sub>	Video input (Composite or Y)  Input clamp: Sync tip	
5	YC MIX	YC MIX select	

Pin Description

Pin No.	Pin name	Function	Internal equivalent circuit diagram
7	BIAS	Bias	
8	GND1	GND	
10	GND1		
17	GND2		
20	GND2		
23	GND2		
26	GND2		
29	GND2		
32	GND2		
9	NC	NC	
11	NC	NC	
12	CY <sub>IN</sub>	Luminance input  The input can select Sync tip clamp or Bias.	
13	CLP	Input clamp select	
14	C <sub>bIN</sub>	Component input	
16	C <sub>rIN</sub>		

**Pin Description**

Pin No.	Pin name	Function	Internal equivalent circuit diagram
18 21 24 27 30	CrOUT CbOUT CYOUT YOUT VOUT	Signal output	
19 22 25 28 31	CrSAG CbSAG CYSAG YSAG VSAG	SAG correction	
33	COUT	Croma output	

**Absolute Maximam Ratings** (Ta=25°C)

Item	Symbol	Rating	Unit
Storage temperature	T <sub>STG</sub>	-65 ~ +150	°C
Operating temperature	T <sub>OPR</sub>	-40 ~ +85	°C
Supply Voltage	V <sub>CC</sub> max.	7	V
Power dissipation *1	P <sub>d</sub>	1.4	W

note \*1 Board mounting power dissipation. Board size 100mmX100mmX1.6mm

**Recommended Operating Conditions**

Item	Symbol	Rating	Unit
Operating temperature	T <sub>OPR</sub>	-40 ~ +85	°C
Operating Voltage	V <sub>CCOP</sub>	4.5 ~ 5.5	V

**Electrical Characteristics** (Unless otherwise specified, Ta=25°C, Vcc=5V)

Item	Symbol	Measurement Conditions	Min.	Typ.	Max.	Unit
Consumption current 1	I <sub>cc1</sub>	No signal	74	97	126	mA
Consumption current 2	I <sub>cc2</sub>	No signal Mute1:ON	36	51	66	mA
Consumption current 3	I <sub>cc3</sub>	No signal Mute2:ON	39	55	71	mA
Consumption current 4	I <sub>cc4</sub>	No signal Mute1 and Mute2:ON	1	3	5	mA
Croma input	V <sub>CIN</sub>	2PIN	1.9	2.4	2.9	V
Composite video input	V <sub>VIN</sub>	4PIN	1.15	1.4	1.65	V
Luminance input	V <sub>YIN, CYIN</sub>	6,12PIN	1.15	1.4	1.65	V
Component input	V <sub>CbIN, CrIN</sub>	14,16PIN	1.9	2.4	2.9	V
Croma outoput	V <sub>COUt</sub>	33PIN		2.4		V
Composite video output	V <sub>VOUt</sub>	31PIN		1.1		V
Luminance output	V <sub>YOuT, CYOuT</sub>	25, 28PIN		1.1		V
Component output	V <sub>CbOuT, CrOuT</sub>	19, 22PIN		2.4		V
Control terminal Input current	H	I <sub>IHm</sub> *2	3, 5, 13, 15PIN V <sub>H</sub> =4.5V		350	μA
	L	I <sub>ILm</sub> *2	3, 5, 13, 15PIN V <sub>L</sub> =0.4V		35	μA
Control terminal input voltage	H	V <sub>thHm</sub> *2	2.1			V
	L	V <sub>thLm</sub> *2			0.7	V
Input impedance	Z <sub>CIN, CbIN, CrIN</sub>	2, 14, 16PIN	100	150	200	kΩ
Voltage gain 1	G <sub>1,2,3,5,6</sub> *3	S <sub>IN</sub> wave:1V f=100kHz	5.7	6.0	6.3	dB
Voltage gain 2	G <sub>2,1,4,7,8</sub> *3	S <sub>IN</sub> wave:1V f=100kHz	5.7	6.0	6.3	dB
Frequency characteristic 1	f <sub>1n</sub> *3	S <sub>IN</sub> wave:1V 6.75MHz/100kHz	-1.0	0	1.0	dB
Frequency characteristic 2	f <sub>2n</sub> *3	S <sub>IN</sub> wave:1V 27MHz/100kHz		-40	-27	dB
Differential gain	DG <sub>1~3</sub> *3	Staircase signal 1V		0.6	1.0	%
Differential phase	DP <sub>1~3</sub> *3	Staircase signal 1V		0.6	1.0	°
Output dynamic range	DR <sub>n</sub> *3	S <sub>IN</sub> wave:100kHz THD=1.0%	2.6	3.0		V
Crosstalk	CT <sub>n</sub> *3	f=4.43MHz, 1V		-60	-55	dB
S/N 1	SN <sub>14~8</sub> *3	BW:100k ~ 6MHz		-80		dB
S/N 2	SN <sub>21~3</sub> *3	BW:100k ~ 6MHz at MIX OUT		-74		dB
Group delay	t <sub>GDn</sub> *3	at 100kHz		50		ns
Group delay deviation	Δt <sub>GDn</sub> *3	to 3.58MHz		4		ns
		to 4.43MHz		7		ns
		to 6MHz		12		ns

note \*2 The subscript number "m" is the terminal of right table.


m	Terminal
1	MUTE1
2	MUTE2
3	YC MIX
4	CLP

note \*3 The subscript number "n" is the combination of under table.

n	input	output
1	C <sub>IN</sub>	V <sub>OUT</sub>
2	V <sub>IN</sub>	
3	Y <sub>IN</sub>	
4	C <sub>IN</sub>	C <sub>OUT</sub>

n	input	output
5	Y <sub>IN</sub>	Y <sub>OUT</sub>
6	CY <sub>IN</sub>	CY <sub>OUT</sub>
7	Cb <sub>IN</sub>	Cb <sub>OUT</sub>
8	Cr <sub>IN</sub>	Cr <sub>OUT</sub>

Test Circuit






**Switch Control Table**

Input Select	Output Terminal	Control Terminal			
		MUTE1	YC MIX	MUTE2	CLP
MUTE	C <sub>OUT</sub>	Low	*	*	*
C <sub>IN</sub>		High	*	*	*
MUTE	V <sub>OUT</sub>	Low	*	*	*
Y <sub>IN</sub> +C <sub>IN</sub>		High	Low	*	*
V <sub>IN</sub>			High	*	*
MUTE	Y <sub>OUT</sub>	Low	*	*	*
Y <sub>IN</sub>		High	*	*	*
MUTE	CY <sub>OUT</sub>	*	*	Low	*
CY <sub>IN</sub> (clamp)		*	*	High	Low
CY <sub>IN</sub> (Bias)		*	*		High
MUTE	Cb <sub>OUT</sub>	*	*	Low	*
Cb <sub>IN</sub>		*	*	High	*
MUTE	Cr <sub>OUT</sub>	*	*	Low	*
Cr <sub>IN</sub>		*	*	High	*


\* : Don't care

Application Circuit 1



(note) : Please arrange power supply bypass capacitor near the Vcc2 terminal (34PIN).


Application Circuit 2



(note) : Please arrange power supply bypass capacitor near the Vcc2 terminal (34PIN).

Application Circuit 3


At unused the SAG correction function



(note) : Please arrange power supply bypass capacitor near the Vcc2 terminal (34PIN).

Application Circuit 4

At unused the SAG correction function



(note) : Please arrange power supply bypass capacitor near the V<sub>CC2</sub> terminal (34PIN).