## AAT4900 <br> Buffered Power Half－Bridge

## General Description

The AAT4900 FastSwitch ${ }^{\text {TM }}$ is a member of AnalogicTech ${ }^{\text {TM }}$＇s Application Specific Power MOSFET ${ }^{\text {TM }}$（ASPM ${ }^{\text {TM }}$ ）product family．It is a Buffered Power Half－Bridge，consisting of low on－ resistance Power MOSFETs with integrated control logic．This device operates with inputs ranging from 2.7 V to 5.5 V ，making it ideal for both 3 V and 5 V systems．The device is protected from shoot－ through current with its own control circuitry．The AAT4900 is capable of very fast switching times and is ideal for use in high frequency DC to DC Converters．The quiescent supply current is a low 4 mA at 1 MHz CLK frequency．In shutdown mode， the supply current decreases to less than $1 \mu \mathrm{~A}$ max．

The AAT4900 is available in 5 pin SOT－23 or 8 pin SC70JW specified over -40 to $85^{\circ} \mathrm{C}$ ．

## FastSwitch ${ }^{\text {w }}$

## Features

－ 2.7 V to 5.5 V Input voltage range
－ $105 \mathrm{~m} \Omega$（typ）Low Side Switch $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$
－ $130 \mathrm{~m} \Omega$（typ）High Side Switch $\mathrm{R}_{\mathrm{Ds}(\mathrm{ON})}$
－Low quiescent current
－ $1 \mu \mathrm{~A}$（max）DC
－ 4 mA at 1 MHz
－Only 2.5 V needed for Control Signal Input
－Break before make shoot－thru protection
－Temp range -40 to $85^{\circ} \mathrm{C}$
－ 5 pin SOT－23 or 8 pin SC70JW package

## Applications

－High frequency DC／DC converters
－MOSFET Driver
－DC Motor Drive

## Typical Applications

## DC／DC Converter Output Stage



## Pin Descriptions

| Pin \# |  | Symbol | Function |
| :---: | :---: | :---: | :--- |
| SOT23-5 | SC70JW-8 |  | Inductor connection. LX output is controlled by CLK <br> and EN(see Control Logic Table). |
| 1 | 2,3 | GND | Ground connection <br> 2 |
| 3 | 4 | EN | Active-high Enable input. A logic low signal puts the <br> LX output pin in high impedance mode. |
| 4 | 5 | CLK | Logic input signal determines the state of LX output. |
| 5 | 1 | IN | Supply voltage input. Input voltage range from 2.7V <br> to 5.5 V. |

## Pin Configuration



SC70JW-8
(Top View)


Control Logic Table

| Inputs |  | Output |
| :---: | :---: | :---: |
| CLK | EN | LX |
| 0 | 0 | High impedance |
| 0 | 1 | $V_{\text {IN }}$ |
| 1 | 0 | High impedance |
| 1 | 1 | Ground |

ANALOGIC

## AAT4900 <br> Buffered Power Half-Bridge

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | IN to GND | -0.3 to 6 | V |
| $\mathrm{~V}_{\text {EN }}, \mathrm{V}_{\text {CLK }}$ | EN, CLK to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | OUT to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{I}_{\text {MAX }}$ | Maximum Continuous Switch Current | 2 | A |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {ESD }}$ | ESD Rating ${ }^{1}-\mathrm{HBM}$ | 4000 | V |
| $\mathrm{~T}_{\text {LEAD }}$ | Maximum Soldering Temperature (at Leads) | 300 | ${ }^{\circ} \mathrm{C}$ |

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

Note 1: Human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin.

## Thermal Information

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance $^{2}$ (SOT23-5, SC70JW-8) | 190 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation $^{2}($ SOT23-5, SC70JW-8) | 526 | mW |

Note 2: Mounted on a demo board.
Electrical Characteristics $\left(\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40\right.$ to $85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Operation Voltage |  | 2.7 |  | 5.5 | V |
| $\mathrm{I}_{\text {QAC }}$ | AC Quiescent Current | $\mathrm{IN}=5 \mathrm{~V}, \mathrm{EN}=\mathrm{IN}, \mathrm{CLK}=1 \mathrm{MHz}, \mathrm{I}_{\mathrm{LX}}=0$ |  | 4 | 9 | mA |
| $\mathrm{I}_{\text {QDC }}$ | DC Quiescent Current | $\mathrm{IN}=5 \mathrm{~V}, \mathrm{EN}=\mathrm{IN}, \mathrm{CLK}=\mathrm{GND}, \mathrm{I}_{\mathrm{LX}}=0$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Q(OFF) }}$ | Off-Supply Current | EN = CLK = GND IN = LX = 5.5V |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SD(OFF) }}$ | Off-Switch Current | $\mathrm{EN}=\mathrm{GND}, \mathrm{IN}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, or LX $=1 \mathrm{~N}$ |  | 0.03 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DS(ON)H }}$ | High Side MOSFET On Resistance | $\mathrm{IN}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 130 | 165 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{IN}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 165 | 195 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DS(ON)L }}$ | Low Side MOSFET On Resistance | $\mathrm{IN}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 105 | 145 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{IN}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 135 | 175 | $\mathrm{m} \Omega$ |
| $\mathrm{V}_{\text {ONL }}$ | CLK, EN Input low Voltage | $\mathrm{IN}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 0.8 | V |
| $\mathrm{V}_{\text {ONH }}$ | CLK, EN Input High Voltage | $\mathrm{IN}=2.7 \mathrm{~V}$ to $\leq 4.2 \mathrm{~V}^{3}$ | 2.0 |  |  | V |
|  |  | $\mathrm{IN}=>4.2 \mathrm{~V}$ to $5.0 \mathrm{~V}^{3}$ | 2.4 |  |  | V |
| $\mathrm{I}_{\text {SINK }}$ | CLK, EN Input leakage | CLK, EN = 5.5v |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\text {BBM }}$ | Break Before Make Time | CLK rising |  | 5 |  | ns |
|  |  | CLK falling |  | 5 |  | ns |
| $\mathrm{T}_{\text {ON-DLY }}$ | CLK to LX delay | CLK rising |  | 30 |  | ns |
|  |  | CLK falling |  | 40 |  | ns |
| $\mathrm{T}_{\mathrm{HIZ}}$ | EN to OUT HiZ delay | CLK = GND |  | 40 |  | ns |
|  |  | CLK $=1 \mathrm{~N}$ |  | 40 |  | ns |

Note 3: For $\mathrm{V}_{\mathbb{I N}}$ outside this range consult CLK/Enable Threshold vs. Input Voltage curve.

AAT4900<br>Buffered Power Half-Bridge

## Typical Characteristics

Operating Current vs. Input Voltage Fs=1MHz


Operating Current vs. Temperature $\mathrm{Fs}=1 \mathrm{MHz}$


High Side $\mathrm{R}_{\mathrm{ds}(o n)}$ vs. Output Current


Operating Current vs. Switching Frequency


Operating Current vs. Temperature Fs=1MHz


## Low Side $\mathbf{R}_{\mathrm{ds}(\mathrm{n})}$ vs. Output Current



AAT4900<br>Buffered Power Half-Bridge

## Typical Characteristics

High Side $\mathrm{R}_{\text {ds(on) }}$


Propagation Delay vs. Input Voltage $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$


Low Side $\mathbf{R}_{\mathrm{ds}(0 n)}$


CLK/Enable Threshold vs. Input Voltage



## Functional Block Diagram



## Typical Applications

## DC-DC Converter

The most common AAT4900 applications include a DC-DC converter output power stage and a MOSFET gate drive buffer.
Figure 1 shows a common configuration when used as a DC-DC converter power stage with synchronous rectification. The enable pin can be used to
force the LX output to a high impedance state under light load conditions. This enables the output inductor to operate in discontinuous conduction mode (DCM), improving efficiency under light load conditions. The body diode associated with the low side switching device gives the AAT4900 inductive switching capability, clamping the LX node at a diode drop below GND during the break before make time.


Figure 1: AAT4900 DC-DC Converter Power Stage

## Synchronous Buck DC-DC Converter Application

The losses associated with the AAT4900 high side switching MOSFET are due to switching losses and conduction losses. The conduction losses are associated with the Rds on characteristics of the output switching device. At the full load condition, assuming continuous conduction mode (CCM), the on losses can be derived from the following equations.

$$
D=\frac{V_{0}}{V_{\text {in }}}
$$

D is the duty cycle

$$
\Delta I=\frac{V_{0}}{L \cdot F}\left(1-\frac{V_{0}}{V_{\text {in }}}\right)
$$

$\Delta l$ is the peak to peak inductor ripple current.
High side switch RMS current

$$
\mathrm{I}_{\mathrm{rms}(\mathrm{HS})}=\sqrt{\left(\mathrm{I}_{0}{ }^{2}+\frac{\left.\Delta\right|^{2}}{12}\right) \cdot \mathrm{D}}
$$

## Low side switch RMS current

The low side RMS current is estimated by the following equation.

$$
I_{\mathrm{rms}(L S)}=\sqrt{\left(\mathrm{I}_{0}{ }^{2}+\frac{\left.\Delta\right|^{2}}{12}\right) \cdot(1-\mathrm{D})}
$$

## Total Losses

A simplified form of the above results (where the above descriptions of $I_{\text {rms }}$ has been approximated with $I_{0}$ ) is given by:
$P_{\text {loss }}=\frac{I_{0}^{2} \cdot\left(R_{\text {dsonn }}(h s) \cdot V_{0}+R_{\text {dson }(s)}\right) \cdot\left(V_{\text {in }}-V_{0}\right)}{V_{\text {in }}}+\left(t_{\text {sw }} \cdot F \cdot I_{0}+I_{q}\right) \cdot V_{\text {in }}$
Substitution of the $I_{\text {rms }}$ equations with $I_{0}$ results in very little error when the inductor ripple current is $20 \%$ to $40 \%$ of the full load current. The equation also includes switching and quiescent current losses where $t_{s w}$ is approximated at 18 nsec and $\mathrm{I}_{\mathrm{q}}$ is the no load quiescent current of the AAT4900. Quiescent current losses are associated with the gate drive of the output stage and biasing. Since the gate drive current varies with frequency and voltage, the bias current must be checked at the frequency, voltage, and temperature of operation with no load attached to the LX node. Once the above losses have been determined the maximum junction temperature can be calculated.

$$
\mathrm{T}_{\text {jmax }}=\mathrm{P}_{\text {loss }} \cdot \Theta_{\mathrm{jc}}=\mathrm{T}_{\mathrm{amb}}
$$

Using the above equations the graph below shows the current capability for some typical applications with a maximum junction temperatures of $150^{\circ} \mathrm{C}$ and $120^{\circ} \mathrm{C}$. The increase in $R_{\text {ds(on) }}$ vs. temperature is estimated at $3.75 \mathrm{~m} \Omega$ for a $10^{\circ} \mathrm{C}$ increase in junction temperature.


## Gate Drive

When used as a MOSFET gate driver the break before make shoot-thru protection significantly reduces losses associated with the driver at high frequencies.

The low Rdson of the output stage allows for a high peak gate current and fast switching speeds. A small package size facilitates close placement to the power device for optimum switching performance. The logic level inputs (CLK and EN) are high impedance inputs.


Figure 2: AAT4900 Gate Drive Configuration

## Gate Drive Current Ratings

An estimate of the maximum gate drive capability with no external series resistor can be derived from equation 1. Note that the quiescent current varies with the ambient temperature, frequency of operation, and input voltage. The graphs below display the quiescent current and maximum gate charge drive capability at $85^{\circ} \mathrm{C}$ ambient vs. frequency for various input voltages.

The quiescent current was first measured over temperature for various input voltages with no load
attached. Equation 1 was then used to derive the maximum gate charge capability for the desired maximum junction temperature. $\mathrm{Q}_{\mathrm{g}}$ is the gate charge required to raise the gate of the load MOSFET to the input voltage. This value is taken from the MOSFET manufacturer's gate charge curve.

$$
\begin{gathered}
\mathrm{Q}_{\mathrm{g} \max }=\frac{1}{\mathrm{~F}_{\mathrm{sw}}} \cdot\left(\frac{\mathrm{~T}_{\mathrm{j} \max }-\mathrm{T}_{\mathrm{amb}}}{\Theta_{\mathrm{ja}} \cdot \mathrm{~V}_{\mathrm{in} \max }}-\mathrm{I}_{\mathrm{q}}\right) \\
=\frac{1}{1 \mathrm{MHz}} \cdot\left(\frac{120^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}}{190^{\circ} \mathrm{C} / \mathrm{W} \cdot 4.2 \mathrm{~V}}-3.2 \mathrm{~mA}\right)=40 \mathrm{nC}
\end{gathered}
$$




The AAT4900 is also ideally suited to be used as an efficient output driver for DC Brushless Motor Control. The inductive load switching capability of the AAT4900 eliminates the need for external diodes.


Figure 3: Typical Motor Control Block Diagram

## Recommended Decoupling Layout Pattern

Because of the extremely fast switching speed and the high switching currents, optimum placement of the input capacitor is critical. It is recommended
that a $0.1-10 \mu \mathrm{~F} 0805$ or 1206 ceramic capacitor be placed as close as possible to the IC as shown in the diagram below. This helps to decouple the switching transients from the stray inductance present in the PCBoard.



Figure 5: Timing Diagram


Figure 6: Switching Time Waveforms


Figure 7: Propagation Delay Test Circuit

## Ordering Information

| Package | Marking | Part Number (Tape and Reel) |
| :---: | :---: | :---: |
| SOT23-5 | ABXYY | AAT4900IGV-T1 |
| SC70JW-8 | ABXYY | AAT4900IJS-T1 |

Note: Sample stock is generally held on all part numbers listed in BOLD. Note 1: XYY = assembly and date code.

## Package Information

## SOT23-5



Alldimensions in millimeters.

## SC70JW-8



Alldimensions in millimeters. supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

