

General Description

The AAT4900 FastSwitch™ is a member of AnalogicTech™'s Application Specific Power MOSFET™ (ASPM™) product family. It is a Buffered Power Half-Bridge, consisting of low onresistance Power MOSFETs with integrated control logic. This device operates with inputs ranging from 2.7V to 5.5V, making it ideal for both 3V and 5V systems. The device is protected from shootthrough current with its own control circuitry. The AAT4900 is capable of very fast switching times and is ideal for use in high frequency DC to DC Converters. The quiescent supply current is a low 4mA at 1MHz CLK frequency. In shutdown mode, the supply current decreases to less than 1µA max.


The AAT4900 is available in 5 pin SOT-23 or 8 pin WWW.DZSC.COM SC70JW specified over -40 to 85°C.

Features

- 2.7V to 5.5V Input voltage range
- 105mΩ (typ) Low Side Switch R_{DS(ON)}
- 130mΩ (typ) High Side Switch R_{DS(ON)}
 - Low guiescent current
 - 1µA (max) DC
 - 4mA at 1MHz
- Only 2.5V needed for Control Signal Input
- Break before make shoot-thru protection
- Temp range -40 to 85°C
- 5 pin SOT-23 or 8 pin SC70JW package WWW.DZSC.COM


Applications

- High frequency DC/DC converters
- **MOSFET Driver**
- DC Motor Drive



dzsc.2004.04.1.0

FastSwitch[™]





Pin Descriptions

Pin #		Symbol	Function
SOT23-5	SC70JW-8	Symbol	Function
1	2, 3	LX Inductor connection. LX output is controlled I and EN(see Control Logic Table).	
2	6, 7, 8	GND	Ground connection
3	4	EN	Active-high Enable input. A logic low signal puts the LX output pin in high impedance mode.
4	5	CLK	Logic input signal determines the state of LX output.
5	1	IN	Supply voltage input. Input voltage range from 2.7V to 5.5V.

Pin Configuration



Control Logic Table

Inp	uts	Output
CLK	EN	LX
0	0	High impedance
0	1	V _{IN}
1	0	High impedance
1	1	Ground



Absolute Maximum Ratings (T_A=25°C unless otherwise noted)

Symbol	Description	Value	Units	
V _{IN}	IN to GND	-0.3 to 6	V	
V _{EN} , V _{CLK}	EN, CLK to GND	-0.3 to V _{IN} +0.3	V	
V _{OUT}	OUT to GND	-0.3 to V _{IN} +0.3	V	
I _{MAX}	Maximum Continuous Switch Current 2		A	
TJ	Operating Junction Temperature Range	-40 to 150	°C	
V _{ESD}	ESD Rating ¹ - HBM	4000	V	
T _{LEAD}	Maximum Soldering Temperature (at Leads) 300		°C	

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

Note 1: Human body model is a 100 pF capacitor discharged through a $1.5k\Omega$ resistor into each pin.

Thermal Information

Symbol	Description	Value	Units	
Θ_{JA}	Thermal Resistance ² (SOT23-5, SC70JW-8)	190	°C/W	
PD	Power Dissipation ² (SOT23-5, SC70JW-8)	526	mW	

Note 2: Mounted on a demo board.


Electrical Characteristics (V_{IN} = 5V, T_A = -40 to 85°C unless otherwise noted. Typical values are at T_A =25°C)

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{IN}	Operation Voltage		2.7		5.5	V
I _{QAC}	AC Quiescent Current	IN = 5V, EN = IN, CLK = 1MHz, ILX = 0		4	9	mA
I _{QDC}	DC Quiescent Current	$IN = 5V, EN = IN, CLK = GND, I_{LX} = 0$			1	μA
I _{Q(OFF)}	Off-Supply Current	EN = CLK = GND IN = LX = 5.5V			1	μA
I _{SD(OFF)}	Off-Switch Current	EN = GND, IN = 5.5V, V_{OUT} =0, or LX = IN		0.03	1	μA
	High Side MOSFET	IN = 5.0V, T _A = 25°C		130	165	mΩ
R _{DS(ON)H}	On Resistance	IN = 3.0V, T _A = 25°C		165	195	mΩ
Р	Low Side MOSFET	IN = 5.0V, T _A = 25°C		105	145	mΩ
R _{DS(ON)L}	On Resistance	IN = 3.0V, T _A = 25°C		135	175	mΩ
V _{ONL}	CLK, EN Input low Voltage	IN = 2.7V to 5.5V			0.8	V
V _{ONH}	CLK, EN Input High Voltage	IN = 2.7V to ≤4.2V ³	2.0			V
		IN = >4.2V to 5.0V ³	2.4			V
I _{SINK}	CLK, EN Input leakage	CLK, EN = 5.5v		0.01	1	μA
Т _{ввм}	Break Before Make Time	CLK rising		5		ns
		CLK falling		5		ns
T _{ON-DLY}	CLK to LX delay	CLK rising		30		ns
		CLK falling		40		ns
T _{HIZ}	EN to OUT HiZ delay	CLK = GND		40		ns
		CLK = IN		40		ns

Note 3: For V_{IN} outside this range consult CLK/Enable Threshold vs. Input Voltage curve.



Typical Characteristics





Operating Current vs. Input Voltage Fs=1MHz




Operating Current vs. Switching Frequency


10.000









High Side R_{ds(on)} vs. Output Current



Operating Current vs. Temperature Fs=1MHz





Low Side R_{ds(on)} vs. Output Current







Typical Characteristics












CLK/Enable Threshold vs. Input Voltage










Functional Block Diagram



Typical Applications

DC-DC Converter

The most common AAT4900 applications include a DC-DC converter output power stage and a MOS-FET gate drive buffer.

Figure 1 shows a common configuration when used as a DC-DC converter power stage with synchronous rectification. The enable pin can be used to force the LX output to a high impedance state under light load conditions. This enables the output inductor to operate in discontinuous conduction mode (DCM), improving efficiency under light load conditions. The body diode associated with the low side switching device gives the AAT4900 inductive switching capability, clamping the LX node at a diode drop below GND during the break before make time.




Figure 1: AAT4900 DC-DC Converter Power Stage



AAT4900 Buffered Power Half-Bridge

Synchronous Buck DC-DC Converter Application

The losses associated with the AAT4900 high side switching MOSFET are due to switching losses and conduction losses. The conduction losses are associated with the Rds on characteristics of the output switching device. At the full load condition, assuming continuous conduction mode (CCM), the on losses can be derived from the following equations.

$$D=\frac{V_o}{V_{in}}$$

D is the duty cycle

$$\Delta I = \frac{V_o}{L \cdot F} \left(1 - \frac{V_o}{V_{in}}\right)$$

 ΔI is the *peak to peak* inductor ripple current.

High side switch RMS current

$$I_{rms(HS)} = \sqrt{\left(I_o^2 + \frac{\Delta I^2}{12}\right) \cdot D}$$

Low side switch RMS current

The low side RMS current is estimated by the following equation.

$$I_{\rm rms(LS)} = \sqrt{\left(I_o^2 + \frac{\Delta I^2}{12}\right) \cdot (1 - D)}$$

Total Losses


A simplified form of the above results (where the above descriptions of $\rm I_{rms}$ has been approximated with $\rm I_o)$ is given by:

$$\mathsf{P}_{\mathsf{loss}} = \frac{\mathsf{I}_{\mathsf{o}}^{2} \cdot (\mathsf{R}_{\mathsf{dson}(\mathsf{hs})} \cdot \mathsf{V}_{\mathsf{o}} + \mathsf{R}_{\mathsf{dson}(\mathsf{ls})} \cdot (\mathsf{V}_{\mathsf{in}} - \mathsf{V}_{\mathsf{o}})}{\mathsf{V}_{\mathsf{in}}} + (\mathsf{t}_{\mathsf{sw}} \cdot \mathsf{F} \cdot \mathsf{I}_{\mathsf{o}} + \mathsf{I}_{\mathsf{o}}) \cdot \mathsf{V}_{\mathsf{in}}$$

Substitution of the I_{rms} equations with I_o results in very little error when the inductor ripple current is 20% to 40% of the full load current. The equation also includes switching and quiescent current losses where t_{sw} is approximated at 18 nsec and I_q is the no load quiescent current of the AAT4900. Quiescent current losses are associated with the gate drive of the output stage and biasing. Since the gate drive current varies with frequency and voltage, the bias current must be checked at the frequency, voltage, and temperature of operation with no load attached to the LX node. Once the above losses have been determined the maximum junction temperature can be calculated.

$$\mathsf{T}_{\mathsf{jmax}} = \mathsf{P}_{\mathsf{loss}} \cdot \Theta_{\mathsf{jc}} = \mathsf{T}_{\mathsf{amb}}$$

Using the above equations the graph below shows the current capability for some typical applications with a maximum junction temperatures of 150°C and 120°C. The increase in $R_{ds(on)}$ vs. temperature is estimated at 3.75 m Ω for a 10°C increase in junction temperature.





Gate Drive

When used as a MOSFET gate driver the break before make shoot-thru protection significantly reduces losses associated with the driver at high frequencies. The low Rdson of the output stage allows for a high peak gate current and fast switching speeds. A small package size facilitates close placement to the power device for optimum switching performance. The logic level inputs (CLK and EN) are high impedance inputs.




Figure 2: AAT4900 Gate Drive Configuration


Gate Drive Current Ratings

An estimate of the maximum gate drive capability with no external series resistor can be derived from equation 1. Note that the quiescent current varies with the ambient temperature, frequency of operation, and input voltage. The graphs below display the quiescent current and maximum gate charge drive capability at 85°C ambient vs. frequency for various input voltages.

The quiescent current was first measured over temperature for various input voltages with no load attached. Equation 1 was then used to derive the maximum gate charge capability for the desired maximum junction temperature. Q_g is the gate charge required to raise the gate of the load MOSFET to the input voltage. This value is taken from the MOSFET manufacturer's gate charge curve.

$$Q_{g \max} = \frac{1}{F_{sw}} \cdot \left(\frac{T_{j \max} - T_{amb}}{\Theta_{ja} \cdot V_{in \max}} - I_{q}\right)$$
$$= \frac{1}{1MHz} \cdot \left(\frac{120^{\circ}C - 85^{\circ}C}{190^{\circ}C/W \cdot 4.2V} - 3.2mA\right) = 40nC$$





No Load Operating Current at 85°C Ambient

Ambient T_{jmax}=120°C

Maximum Gate Charge Load @ 85°C

The AAT4900 is also ideally suited to be used as an efficient output driver for DC Brushless Motor Control. The inductive load switching capability of the AAT4900 eliminates the need for external diodes.





Figure 3: Typical Motor Control Block Diagram




Recommended Decoupling Layout Pattern


Because of the extremely fast switching speed and the high switching currents, optimum placement of the input capacitor is critical. It is recommended that a 0.1 - 10μ F 0805 or 1206 ceramic capacitor be placed as close as possible to the IC as shown in the diagram below. This helps to decouple the switching transients from the stray inductance present in the PCBoard.
















Figure 7: Propagation Delay Test Circuit




Ordering Information

Package	Marking	Part Number (Tape and Reel)
SOT23-5	ABXYY	AAT4900IGV-T1
SC70JW-8	ABXYY	AAT4900IJS-T1

Note: Sample stock is generally held on all part numbers listed in **BOLD**. Note 1: XYY = assembly and date code.

Package Information






Alldimensions in millimeters.



SC70JW-8



Alldimensions in millimeters.



AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied.

AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

Advanced Analogic Technologies, Inc. 830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611

