



AAT7551 20V P-Channel Power MOSFET

General Description

The AAT7551 is a dual low threshold MOSFET designed for the battery, cell phone, and PDA markets. Using AnalogicTech™'s ultra high density MOSFET process and space saving small outline J-lead package, performance superior to that normally found in a TSOP-6 footprint has been squeezed into the footprint of a SC70 package.


Features

- $V_{DS(MAX)} = -20V$
- $I_{D(MAX)}^1 = -2.7A @ 25^{\circ}C$
- LOW $R_{DS(ON)}$:
 - $100 m\Omega @ V_{GS} = -4.5V$
 - $175 m\Omega @ V_{GS} = -2.5V$

Applications

- Battery Packs
- Cellular & Cordless Telephones
- Battery-powered portable equipment

Dual SC70JW-8 Package



Absolute Maximum Ratings ($T_A=25^{\circ}C$ unless otherwise noted)

Symbol	Description	Value	Units
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-Source Voltage	± 12	
I_D	Continuous Drain Current @ $T_J=150^{\circ}C$ ¹	$T_A = 25^{\circ}C$	± 2.7
		$T_A = 70^{\circ}C$	± 2.2
I_{DM}	Pulsed Drain Current ²	± 8	A
I_S	Continuous Source Current (Source-Drain Diode) ¹	-0.6	
P_D	Maximum Power Dissipation ¹	$T_A = 25^{\circ}C$	1.2
		$T_A = 70^{\circ}C$	0.75
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 to 150	$^{\circ}C$

Thermal Characteristics

Symbol	Description	Typ	Max	Units
$R_{\theta JA}$	Junction-to-Ambient steady state ¹	132	165	$^{\circ}C/W$
$R_{\theta JA2}$	Junction-to-Ambient $t < 5$ seconds ¹	83	104	
$R_{\theta JF}$	Junction-to-Foot ¹	60	72	

Preliminary Information



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Description	Conditions	Min	Typ	Max	Units
DC Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-20			V
R _{DS(ON)}	Drain-Source ON-Resistance ²	V _{GS} =-4.5V, I _D =-2.7A		80	100	mΩ
		V _{GS} =-2.5V, I _D =-2.0A		140	175	
I _{D(ON)}	On-State Drain Current ²	V _{GS} =-4.5V, V _{DS} =-5V (Pulsed)	-8			A
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250μA	-0.6			V
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±12V, V _{DS} =0V			±100	nA
I _{DSS}	Drain Source Leakage Current	V _{GS} =0V, V _{DS} =-20V			-1	μA
		V _{GS} =0V, V _{DS} =-16V, T _J =70°C ³			-5	
g _{fs}	Forward Transconductance ²	V _{DS} =-5V, I _D =-2.7A		4		S
Dynamic Characteristics ³						
Q _G	Total Gate Charge	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V		5.9		nC
Q _{GS}	Gate-Source Charge	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V		1		
Q _{GD}	Gate-Drain Charge	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V		2		
t _{D(ON)}	Turn-ON Delay	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V, R _G =6Ω		22		ns
t _R	Turn-ON Rise Time	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V, R _G =6Ω		10		
t _{D(OFF)}	Turn-OFF Delay	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V, R _G =6Ω		20		
t _F	Turn-OFF Fall Time	V _{DS} =-10V, R _D =3.7Ω, V _{GS} =-4.5V, R _G =6Ω		40		
Source-Drain Diode Characteristics						
V _{SD}	Source-Drain Forward Voltage ²	V _{GS} =0, I _S =-2.7A			-1.3	V
I _S	Continuous Diode Current ¹				-0.6	A

Note 1: Based on thermal dissipation from junction to ambient while mounted on a 1" x 1" PCB with optimized layout. A 5 second pulse on a 1" x 1" PCB approximates testing a device mounted on a large multi-layer PCB as in most applications. $R_{\theta JF} + R_{\theta FA} = R_{\theta JA}$ where the foot thermal reference is defined as the normal solder mounting surface of the device's leads. $R_{\theta JF}$ is guaranteed by design, however $R_{\theta CA}$ is determined by the PCB design. Actual maximum continuous current is limited by the application's design.


Note 2: Pulse test: Pulse Width = 300 μs

Note 3: Guaranteed by design. Not subject to production testing.


Typical Characteristics

($T_J = 25^\circ\text{C}$ unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




On-Resistance vs. Gate to Source Voltage



On-Resistance vs. Junction Temperature




Threshold Voltage




Typical Characteristics

($T_J = 25^\circ\text{C}$ unless otherwise noted)


Gate Charge




Source-Drain Diode Forward Voltage




Capacitance



Single Pulse Power, Junction to Ambient



Transient Thermal Response, Junction to Ambient




Ordering Information

Package	Marking ¹	Part Number (Tape and Reel)
SC70JW-8	KDXY	AAT7551IJS-T1

Note 1: XYY = assembly and date code.

Package Information

SC70JW-8



All dimensions in millimeters.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied.

AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

Advanced Analogic Technologies, Inc.
830 E. Arques Avenue, Sunnyvale, CA 94085
Phone (408) 737-4600
Fax (408) 737-4611