

Advanced Power MOSFET

SSP5N80A

FEATURES


- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 25 μ A (Max.) @ $V_{DS} = 800V$
- Low $R_{DS(ON)}$: 1.754 Ω (Typ.)

$BV_{DSS} = 800 V$

$R_{DS(on)} = 2.2 \Omega$

$I_D = 5 A$

TO-220



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	800	V
I_D	Continuous Drain Current ($T_C=25^\circ C$)	5	A
	Continuous Drain Current ($T_C=100^\circ C$)	3.2	
I_{DM}	Drain Current-Pulsed	20	A
V_{GS}	Gate-to-Source Voltage ①	• 80	V
E_{AS}	Single Pulsed Avalanche Energy ②	333	mJ
I_{AR}	Avalanche Current ①	5	A
E_{AR}	Repetitive Avalanche Energy ①	14	mJ
dv/dt	Peak Diode Recovery dv/dt ③	2.0	V/ns
P_D	Total Power Dissipation ($T_C=25^\circ C$)	140	W
	Linear Derating Factor	1.12	
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	°C
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	0.89	°C/W
$R_{\theta CS}$	Case-to-Sink	0.5	--	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	



SSP5N80A

N-CHANNEL POWER MOSFET

Electrical Characteristics (T_C=25 °C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV _{DSS}	Drain-Source Breakdown Voltage	800	--	--	V	V _{GS} =0V, I _D =250μA
ΔBV/ΔT _J	Breakdown Voltage Temp. Coeff.	--	0.97	--	V/°C	I _D =250μA <i>See Fig 7</i>
V _{GS(th)}	Gate Threshold Voltage	2.0	--	3.5	V	V _{DS} =5V, I _D =250μA
I _{GSS}	Gate-Source Leakage, Forward	--	--	100	nA	V _{GS} =30V
	Gate-Source Leakage, Reverse	--	--	-100	nA	V _{GS} =-30V
I _{DSS}	Drain-to-Source Leakage Current	--	--	25	μA	V _{DS} =700V
		--	--	250		V _{DS} =560V, T _C =125 °C
R _{DS(on)}	Static Drain-Source On-State Resistance	--	--	2.2	Ω	V _{GS} =10V, I _D =2A ④*
g _{fs}	Forward Transconductance	--	3.76	--	∅	V _{DS} =50V, I _D =2A ④
C _{iss}	Input Capacitance	--	1100	1430	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz <i>See Fig 5</i>
C _{oss}	Output Capacitance	--	110	130		
C _{rss}	Reverse Transfer Capacitance	--	46	55		
t _{d(on)}	Turn-On Delay Time	--	21	50	ns	V _{DD} =350V, I _D =6A, R _G =11.5• • <i>See Fig 13</i> ④ ⑤
t _r	Rise Time	--	40	90		
t _{d(off)}	Turn-Off Delay Time	--	91	190		
t _f	Fall Time	--	32	75		
Q _g	Total Gate Charge	--	52	68	nC	V _{DS} =560V, V _{GS} =10V, I _D =6A <i>See Fig 6 & Fig 12</i> ④ ⑤
Q _{gs}	Gate-Source Charge	--	8.9	--		
Q _{gd}	Gate-Drain("Miller") Charge	--	24.7	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I _S	Continuous Source Current	--	--	5	A	Integral reverse pn-diode in the MOSFET
I _{SM}	Pulsed-Source Current ①	--	--	20		
V _{SD}	Diode Forward Voltage ④	--	--	1.4	V	T _J =25 °C, I _S =5A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	470	--	ns	T _J =25 °C, I _F =5A
Q _{rr}	Reverse Recovery Charge	--	4.96	--	μC	di _F /dt=100A/μs ④

Notes :

- Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- L=25mH, I_{AS}=5A, V_{DD}=50V, R_G=27Ω, Starting T_J=25 °C
- I_{SD} ≤ 5A, di/dt ≤ 130A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J=25 °C
- Pulse Test : Pulse Width = 250μs, Duty Cycle ≤ 2%
- Essentially Independent of Operating Temperature

Fig 1. Output Characteristics




Fig 2. Transfer Characteristics




Fig 3. On-Resistance vs. Drain Current




Fig 4. Source-Drain Diode Forward Voltage




Fig 5. Capacitance vs. Drain-Source Voltage





Fig 6. Gate Charge vs. Gate-Source Voltage



SSP5N80A

N-CHANNEL
POWER MOSFET








Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms









Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms







TO-220 (3)



TO-220 (4)



T0-220 (5)



NOTE