


捷多邦,专业PCB打样工厂,24小时加急出货


MITSUBISHI SEMICONDUCTOR <Dual-In-Line Package Intelligent Power Module>

PS21865/-A TRANSFER-MOLD TYPE INSULATED TYPE



APPLICATION


AC100V~200V three-phase inverter drive for small power motor control.







PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE





Short Circuit Protective Function (SC) : SC protection is achieved by sensing the L-side DC-Bus current (through the external shunt resistor) after allowing a suitable filtering time (defined by the RC circuit). When the sensed shunt voltage exceeds the SC trip-level, all the L-side IGBTs are turned OFF and a fault signal (Fo) is output. Since the SC faired in a protective, it is exceeded to doe the output when the To signal in registion and the fault recommended to stop the system when the Fo signal is received and check the fault.





PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

MAXIMUM RATINGS (Tj = 25° C, unless otherwise noted) **INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
VCES	Collector-emitter voltage		600	V
±lc	Each IGBT collector current	Tf = 25°C	20	A
±Іср	Each IGBT collector current (peak)	Tf = 25°C, less than 1ms	40	A
PC	Collector dissipation	Tf = 25°C, per 1 chip	52.6	W
Tj	Junction temperature	(Note 1)	-20~+125	°C

Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150°C (@ Tf ≤ 100°C) however, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to Tj(ave) ≤ 125°C (@ Tf ≤ 100°C).


CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VPC, VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	20	V
Vin	Input voltage	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC	-0.5~VD+0.5	V
Vfo	Fault output supply voltage	Applied between FO-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Self protection supply voltage limit (short circuit protection capability)	$VD = 13.5 \sim 16.5V$, Inverter part T _j = 125°C, non-repetitive, less than 2 μ s	400	V
Tf	Module case operation temperature	(Note 2)	-20~+100	°C
Tstg	Storage temperature		-40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	2500	Vrms

Note 2 : Tf MEASUREMENT POINT





PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

THERMAL RESISTANCE

Symbol Parameter	Peremeter	Condition	Limits			Unit
	Condition		Тур.	Max.	Unit	
Rth(j-f)Q	Junction to case thermal	Inverter IGBT part (per 1/6 module)	-	—	1.90	°C/W
Rth(j-f)F	resistance (Note 3)	Inverter FWDi part (per 1/6 module)		—	3.00	°C/W

Note 3: Grease with good thermal conductivity should be applied evenly with about +100µm~+200µm on the contacting surface of DIP-IPM and heat-sink.

ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted) **INVERTER PART**

Cumphiel	Deremeter		Non dision	Limits			Unit
Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation	VD = VDB = 15V	IC = 20A, Tj = 25°C	—	1.60	2.10	V
voltage	VIN = 5V	Ic = 20A, Tj = 125°C	—	1.70	2.20	V	
VEC	FWDi forward voltage	$T_j = 25^{\circ}C, -IC = 20A, VIN = 0V$		—	1.50	2.00	V
ton				0.70	1.30	1.90	μs
trr		Vcc = 300V, VD = VDB = 15V		—	0.30	—	μs
tc(on)	Switching times	IC = 20A, Tj = 125°C, VIN	IC = 20A, Tj = 125°C, VIN = $0 \leftrightarrow 5V$		0.40	0.60	μs
toff		Inductive load (upper-low	Inductive load (upper-lower arm)		1.60	2.20	μs
tc(off)				—	0.50	0.80	μs
ICES			$T_j = 25^{\circ}C$	—	—	1	mA
1010	current	VCE = VCES	Tj = 125°C	_	_	10	ШA

CONTROL (PROTECTION) PART

Symbol	Parameter	Condition		Limits			Unit	
			Condition		Min.	Тур.	Max.	Unit
		VD = VDB = 15V Total		of VP1-VPC, VN1-VNC		—	5.00	mA
	Circuit current	VIN = 5V	VUFB-	VUFS, VVFB-VVFS, VWFB-VWFS		—	0.40	mA
ID		VD = VDB = 15V	Total o	f Vp1-Vpc, Vn1-Vnc		—	7.00	mA
		VIN = 0V	VUFB-\	UFS, VVFB-VVFS, VWFB-VWFS		—	0.55	mA
VFOH	Fault output voltage	Vsc = 0V, Fo circu	Vsc = 0V, Fo circuit pull-up to 5V with $10k\Omega$		4.9	—	—	V
VFOL	Fault output voltage	VSC = 1V, IFO = 1m	VSC = 1V, IFO = 1mA			—	0.95	V
VSC(ref)	Short circuit trip level	Tj = 25°C, VD = 15	$T_j = 25^{\circ}C, V_D = 15V$ (Note 4)		0.43	0.48	0.53	V
lin	Input current	VIN = 5V		1.0	1.5	2.0	mA	
UVDBt				Trip level	10.0	—	12.0	V
UVDBr	Supply circuit under-voltage	Ti≤125°C		Reset level	10.5	—	12.5	V
UVDt	protection	1]≤125 €		Trip level	10.3	—	12.5	V
UVDr				Reset level	10.8	—	13.0	V
tFO	Fault output pulse width	CFO = 22nF		(Note 5)	1.0	1.8	—	ms
Vth(on)	ON threshold voltage		Applied between UP, VP, WP-VPC, UN, VN, WN-VNC		2.1	2.3	2.6	V
Vth(off)	OFF threshold voltage	Applied between 0	P, VP, V	0.8	1.4	2.1	V	

Note 4: Short circuit protection is functioning only at the low-arms. Please select the value of the external shunt resistor such that the SC triplevel is less than 34 A. 5: Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulse-

width tFO depends on the capacitance value of CFO according to the following approximate equation : CFO = 12.2 X 10⁻⁶ X tFO [F].




PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

MECHANICAL CHARACTERISTICS AND RATINGS

Deremeter	Condition		Limits			Linit
Parameter			Min.	Тур.	Max.	Unit
Mounting torque	Mounting screw : M4	Recommended 1.18 N·m	0.98	—	1.47	N∙m
Weight			_	65	_	g
Heat-sink flatness (Note 6)		-50	_	100	μm	

Note 6: Measurement point of heat-sink flatness



RECOMMENDED OPERATION CONDITIONS

O washed	Parameter Condition		Limits			Linit
Symbol Parameter		Condition	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	Applied between P-N	0	300	400	V
Vd	Control supply voltage	Applied between VP1-VPC, VN1-VNC	13.5	15.0	16.5	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	13.0	15.0	18.5	V
ΔV D, ΔV DB	Control supply variation			_	1	V/µs
tdead	Arm shoot-through blocking time	For each input signal, Tf ≤ 100°C	2	—	—	μs
fpwm	PWM input frequency	$Tf \leq 100^{\circ}C, Tj \leq 125^{\circ}C$		5	_	kHz
		Vcc = 300V, VD = 15V, fc = 10kHz	_	_	12	Arms
lo	Allowable r.m.s. current	$\begin{array}{l} P.F = 0.8, \mbox{ sinusoidal} \\ T_{j} \leq 125^{\circ} C, \mbox{ Tf} \leq 100^{\circ} C \end{array} \tag{Note 7}$			12	Anns
PWIN	Minimum input pulse width	ON (Note 8)	300	_	_	ns
VNC	VNC variation	between VNC-N (including surge)	-5.0	_	5.0	V


Note 7: The allowable r.m.s. current value depends on the actual application conditions. 8: The input pulse width less than PWIN might make no response.



PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 4 THE DIP-IPM INTERNAL CIRCUIT





PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 5 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS [A] Short-Circuit Protection (Lower-arms only)

(With the external shunt resistance and CR connection)

a1. Normal operation : IGBT ON and carrying current.

a2. Short circuit current detection (SC trigger).

a3. Hard IGBT gate interrupt.


a4. IGBT turns OFF.

a5. Fo timer operation starts : The pulse width of the Fo signal is set by the external capacitor CFO.

a6. Input "L" : IGBT OFF state.

a7. Input "H" : IGBT ON state, but during the Fo active signal period the IGBT doesn't turn ON.


a8. IGBT OFF state.



[B] Under-Voltage Protection (Lower-arm, UVD)

b1. Control supply voltage rises : After the voltage level reaches UVDr, the circuits start to operate when next input is applied. b2. Normal operation : IGBT ON and carrying current.

- b3. Under voltage trip (UVDt)
- b4. IGBT OFF in spite of control input condition.
- b5. Fo operation starts.
- b6. Under voltage reset (UVDr).
- b7. Normal operation : IGBT ON and carrying current.






PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

[C] Under-Voltage Protection (Upper-arm, UVDB)


- c1. Control supply voltage rises : After the voltage reaches UVDBr, the circuits start to operate when next input is applied. c2. Normal operation : IGBT ON and carrying current.

- c3. Under voltage trip (UVDBt).c4. IGBT OFF in spite of control input condition, but there is no Fo signal output.
- c5. Under voltage reset (UVDBr).c6. Normal operation : IGBT ON and carrying current.




Error output Fo

Fig. 6 RECOMMENDED CPU I/O INTERFACE CIRCUIT



Note : RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a $2.5k\Omega(min)$ pull-down resistor. Therefore, when using a external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.

Fig. 7 RECOMMENDED WIRING OF SHUNT RESISTANCE





PS21865/-A

TRANSFER-MOLD TYPE INSULATED TYPE

C1:Tight tolerance temp-compensated electrolytic type C2,C3: 0.22~2 μ F R-category ceramic capacitor for noise filtering. (Note: The capacitance value depends on the PWM control used in the applied system.) C2 VUFB DIP-IPM VUFS HVIC1 VP1 Vcc Ve C3 UΡ IN нс сом Vs C₂ Vvfb VVFS HVIC2 VP1 Vcc Ve C3 붌 VP IN но сом Μ Vs C2 VWFB Vwfs HVIC3 V_{P1} Vcc Ve C3 5 CPU UNIT WF IN но VPC Vs Ŵ сом LVIC 垃 Uour V_{N1} Vcc _____C3 5V line Vou UN UN VΝ VΝ Wour W٢ Too long wiring here might cause short-circuit. WΝ Fo VNC Fo CIN VNC GND CFO С CIN CFO C4(CFO) ///^ R1 15V line B 中 Ţ Shunt C5 Resistance Ţ N1 Long GND wiring here might generate If this wiring is too long, the SC level noise to input and cause IGBT fluctuation might be larger and cause malfunction. SC malfunction.

Fig. 8 TYPICAL DIP-IPM APPLICATION CIRCUIT EXAMPLE

- Note 1: To prevent the input signals oscillation, the wiring of each input should be as short as possible. (Less than 2cm) 2: By virtue of integrating an application specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.
 - 3: Fo output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with approximately 10kΩ resistor.
 - 4: Fo output pulse width is determined by the external capacitor between CFO and VNc terminals (CFO). (Example : CFO = 22 nF \rightarrow tFO = 1.8 ms (typ.))
 - 5: The logic of input signal is high-active. The DIP-IPM input signal section integrates a 2.5kΩ (min) pull-down resistor. Therefore, when using external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.
 - 6: To prevent malfunction of protection, the wiring of A, B, C should be as short as possible.
 - 7: Please set the R1C5 time constant in the range 1.5~2µs.
 - 8: Each capacitor should be located as nearby the pins of the DIP-IPM as possible.
 - 9: To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 pins should be as short as possible. Approximately a 0.1~0.22µF snubber capacitor between the P&N1 pins is recommended.

