

AUTOSWITCHING POWER MUX


FEATURES

- Two-Input, One-Output Power Multiplexer With Low r_{DS(on)} Switches: W.DZSC
 - 84 mΩ Typ (TPS2113)
 - 120 mΩ Typ (TPS2112)
- **Reverse and Cross-Conduction Blocking**
- Wide Operating Voltage Range 2.8 V to 5.5 V
- Low Standby Current . . . 0.5-µA Typ
- Low Operating Current 55-µA Typ
- **Adjustable Current Limit**
- **Controlled Output Voltage Transition Times,** Limits Inrush Current and Minimizes Output Voltage Hold-Up Capacitance
- **CMOS and TTL Compatible Control Inputs**
- Auto-Switching Operating Mode
- **Thermal Shutdown**
- Available in a TSSOP-8 Package

DESCRIPTION

The TPS211x family of power multiplexers enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at 2.8-5.5 V and delivering up to 1 A. The TPS211x family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.

TYPICAL APPLICATION



APPLICATIONS PCs

- **PDAs**
- **Digital Cameras**
- Modems
- **Cell phones**
- **Digital Radios**
- **MP3 Players**



STAT 🗖	10 8	
	2 7	
VSNS 🗖	3 6	
	4 5	

TPS2112 TPS2113

482



SLVS446 - DECEMBER 2002

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

FEATURE		TPS2110	TPS2111	TPS2112	TPS2113	TPS2114	TPS2115
Current Limit Adjustment Range		0.31–0.75A	0.63–1.25A	0.31–0.75A	0.63–1.25A	0.31–0.75A	0.63–1.25A
Switching modes	Manual	Yes	Yes	No	No	Yes	Yes
Switching modes	Automatic	Yes	Yes	Yes	Yes	Yes	Yes
Switch Status Output		No	No	Yes	Yes	Yes	Yes
Package		TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8

ORDERING INFORMATION

Τ _Α	PACKAGE	ORDERING NUMBER(1)	MARKINGS
40%C to 85%C		TPS2112PW	2112
–40°C to 85°C	TSSOP-8 (PW)	TPS2113PW	2113

(1) The PW package is available taped and reeled. Add an R suffix to the device type (e.g., TPS2112PWR) to indicate tape and reel.

PACKAGE DISSIPATION RATINGS

PACKAGE	DERATING FACTOR ABOVE	T _A ≤ 25°C	T _A = 70°C	T _A = 85°C
	T _A = 25°C	POWER RATING	POWER RATING	POWER RATING
TSSOP-8 (PW)	3.87 mW/°C	386.84 mW	212.76 mW	154.73 mW

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

		TPS2112, TPS2113
Input voltage range at pins IN1, IN2,	EN, VSNS, ILIM ⁽²⁾	–0.3 V to 6 V
Output voltage range, VO(OUT), VO((STAT) ⁽²⁾	–0.3 V to 6 V
Output sink current, IO(STAT)		
Continuous output current, IO	TPS2112	0.9 A
Continuous output current, 10	TPS2113	1.5 A
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual junction temperature	erange, Tj	-40°C to 125°C
Storage temperature range, Tstg		–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT	
Increase at INIA Manager	V _{I(IN2)} ≥2.8 V	1.5	5.5		
Input voltage at IN1, VI(IN1)	V _{I(IN2)} < 2.8 V	2.8	5.5	V	
nput voltage at IN2, VI(IN2)	V _{I(IN1)} ≥ 2.8 V	1.5	5.5		
	V _{I(IN1)} < 2.8 V	2.8	5.5	V	
Input voltage, VI(EN), VI(VSNS)		0	5.5	V	
	TPS2112	0.31	0.75		
Current limit adjustment range, IO(OUT)	TPS2113	0.63	1.25	A	
Operating virtual junction temperature, T_J	perating virtual junction temperature, TJ				

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

	MIN	MAX	UNIT
Human body model		2	kV
CDM		500	V

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 V$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

PARAMETER		TEOT		TPS2112		Т				
		IESI	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
POWER SW	ИТСН									
		T 0500	$V_{I(IN1)} = V_{I(IN2)} = 5.0 V$		120 140 84	84	110			
	Drain-source (1) on-state resistance (INx–OUT)	TJ = 25°C, IJ = 500 mA	$V_{I(IN1)} = V_{I(IN2)} = 3.3 V$		120	140		84	110	mΩ
(1)			$V_{I(IN1)} = V_{I(IN2)} = 2.8 V$		120	140		84	110	
^r DS(on) ⁽¹⁾			$V_{I(IN1)} = V_{I(IN2)} = 5.0 V$			220			150	
		T _J = 125°C, II = 500 mA	$V_{I(IN1)} = V_{I(IN2)} = 3.3 V$			220			150	mΩ
			$V_{I(IN1)} = V_{I(IN2)} = 2.8 V$			220			150	

(1) The TPS211x can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC INPUTS (EN)					
VIH High-level input voltage		2			V
VIL Low-level input voltage				0.7	V
Innutourrent	EN = High, sink current			1	
Inputcurrent	EN = Low, source current	0.5	1.4	5	μA
SUPPLY AND LEAKAGE CURRE	NTS				
	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$		55	90	
Supply current from IN1	$V_{I(VSNS)} = 1.5 V, \overline{EN} = Low (IN1 active), V_{I(IN1)} = 3.3 V, V_{I(IN2)} = 5.5 V, I_{O(OUT)} = 0 A$		1	12	A
(operating)	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			75	μA
	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			1	
	$V_{I(VSNS)} = 1.5 \text{ V}, \text{ EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			1	
Supply current from IN2	$V_{I(VSNS)} = 1.5 \text{ V}, \text{ EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$				
(operating)	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = Low (IN2 \text{ active}), V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$		1	12	μA
	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = Low (IN2 \text{ active}), V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$		55	90	
Quiescent current from IN1	$\overline{\text{EN}}$ = High (inactive), $V_{I(IN1)}$ = 5.5 V, $V_{I(IN2)}$ = 3.3 V, $I_{O(OUT)}$ = 0 A		0.5	2	
(STANDBY)	$\overline{\text{EN}}$ = High (inactive), $V_{I(IN1)}$ = 3.3 V, $V_{I(IN2)}$ = 5.5 V, $I_{O(OUT)}$ = 0 A			1	μA
Quiescent current from IN2	$\overline{\text{EN}}$ = High (inactive), $V_{I(IN1)}$ = 5.5 V, $V_{I(IN2)}$ = 3.3 V, $I_{O(OUT)}$ = 0 A			1	μA
(STANDBY)	$\overline{\text{EN}}$ = High (inactive), $V_{I(IN1)}$ = 3.3 V, $V_{I(IN2)}$ = 5.5 V, $I_{O(OUT)}$ = 0 A		0.5	2	μA
Forward leakage current from IN1 (measured from OUT to GND)	\overline{EN} = High (inactive), $V_{I(IN1)}$ = 5.5 V, IN2 open, $V_{O(OUT)}$ = 0 V (shorted), T_J = 25°C		0.1	5	μΑ
Forward leakage current from IN2 (measured from OUT to GND)	\overline{EN} = High (inactive), $V_{I(IN2)}$ = 5.5 V, IN1 open, $V_{O(OUT)}$ = 0 V (shorted), T_J = 25°C		0.1	5	μΑ
Reverse leakage current to INx (measured from INx to GND)	$\overline{\text{EN}}$ = High (inactive), $V_{I(INx)}$ = 0 V, $V_{O(OUT)}$ = 5.5 V, T_{J} = 25°C		0.3	5	μΑ
STAT OUTPUT					
Leakage current	V _{O(STAT)} = 5.5 V		0.01	1	μΑ
Saturation voltage	I _{I(STAT)} = 2 mA, IN1 switch is on		0.13	0.4	V
Deglitch time (falling edge only)			150		μs



SLVS446 - DECEMBER 2002

ELECTRICAL CHARACTERISTICS (Continued)

over recommended operating junction temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 V$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
CUR	RENT LIMIT CIRCUIT						
	TPS2112	R _{ILIM} = 400 Ω	0.51	0.63	0.80		
		152112	R _{ILIM} = 700 Ω	0.30	0.36	0.50	۸
	Current limit accuracy	TPS2113	R _{ILIM} = 400 Ω	0.95	1.25	1.56	A
		152113	R _{ILIM} = 700 Ω	0.47	0.71	0.99	
t _d	Current limit settling time(1)		Time for short–circuit output current to settle within 10% of its steady state value.		1		ms
	Input current at ILIM		V _{I(ILIM)} = 0 V, I _{O(OUT)} = 0 A	-15		0	μA

(1) Not tested in production.

TEST CONDITIONS	MIN	TYP	MAX	UNIT
VI(VSNS) ↑	0.78	0.8	0.82	.,
VI(VSNS)↓	0.735	0.755	0.775	V
	30		60	mV
	90	150	220	μs
$0 V \le V_{I}(VSNS) \le 5.5 V$	-1		1	μA
Fallingedge	1.15	1.25		.,
Rising edge		1.30	1.35	V
	30	57	65	mV
Fallingedge	2.4	2.53		
Rising edge		2.58	2.8	V
	30	50	75	mV
Fallingedge		110		μs
	$V_{I}(VSNS) ^{\uparrow}$ $V_{I}(VSNS) ↓$ $0 V \le V_{I}(VSNS) \le 5.5 V$ Falling edge Rising edge Falling edge Rising edge Rising edge	$\begin{tabular}{ c c c c } \hline V_{I}(VSNS) & \uparrow & 0.78 \\ \hline V_{I}(VSNS) \downarrow & 0.735 \\ \hline & & 30 \\ \hline & & 90 \\ \hline & & 90 \\ \hline & & 90 \\ \hline & & & 90 \\ \hline & & & 90 \\ \hline & & & & 0.735 \\ \hline & & & & & 0.735 \\ \hline & & & & & 0.735 \\ \hline & & & & & & 0.735 \\ \hline & & & & & & 0.735 \\ \hline & & & & & & & 0.735 \\ \hline & & & & & & & 0.735 \\ \hline & & & & & & & & 0.735 \\ \hline & & & & & & & & 0.735 \\ \hline & & & & & & & & & 0.735 \\ \hline & & & & & & & & & 0.735 \\ \hline & & & & & & & & & & 0.735 \\ \hline & & & & & & & & & & 0.735 \\ \hline & & & & & & & & & & 0.735 \\ \hline & & & & & & & & & & & & 0.735 \\ \hline & & & & & & & & & & & & & & & & & &$	$\begin{tabular}{ c c c c c } \hline V_{I}(VSNS) & \uparrow & 0.78 & 0.8 \\ \hline V_{I}(VSNS) \downarrow & 0.735 & 0.755 \\ \hline & & & & & & & & & & & & & & & & & &$	$\begin{tabular}{ c c c c c c } \hline & $V_{I}(VSNS)^{\uparrow}$ & 0.78 & 0.8 & 0.82 \\ \hline & $V_{I}(VSNS)^{\downarrow}$ & 0.735 & 0.755 & 0.775 \\ \hline & 30 & 60 \\ \hline & 90 & 150 & 220 \\ \hline & 0 V \leq V_{I}(VSNS) \leq 5.5 V$ & -1 & 1 \\ \hline & $Fallingedge$ & 1.15 & 1.25 \\ \hline & $Risingedge$ & 1.15 & 1.25 \\ \hline & $Risingedge$ & 1.30 & 1.35 \\ \hline & 30 & 57 & 65 \\ \hline & $Fallingedge$ & 2.4 & 2.53 \\ \hline & $Risingedge$ & 2.58 & 2.8 \\ \hline & 30 & 50 & 75 \\ \hline \end{tabular}$

TEST CONDITIONS TYP MAX UNIT PARAMETER MIN **REVERSE CONDUCTION BLOCKING** $\overline{\text{EN}}$ = high, $V_{I(IN1)}$ = 3.3 V and $V_{I(IN2)}$ = $V_{I(VSNS)}$ = Minimumoutput-to-inputvoltage 0 V. Connect OUT to a 5 V supply through a series 80 100 120 m٧ $\Delta VO(I_block)$ difference to block switching 1-k Ω resistor. Let \overline{EN} = low. Slowly decrease the supply voltage until OUT connects to IN1. **TEST CONDITIONS** PARAMETER MIN TYP MAX UNIT THERMAL SHUTDOWN Thermal shutdown threshold(1) TPS211x is in current limit. 135 Recovery from thermal shutdown(1) TPS211x is in current limit. 125 °C Hysteresis(1) 10 **IN2–IN1 COMPARATORS** Hysteresis of IN2-IN1 comparator 0.1 0.2 V Deglitch of IN2–IN1 comparator, (both $\uparrow\downarrow$)(1) 150 220 90 μs

(1) Not tested in production.

SWITCHING CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 V$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

		ARAMETER TEST CONDITIONS		Т	PS2112	2	TPS2113			
	PARAMETER	TEST CO	CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
POWE	R SWITCH									
tr	Output rise time from an enable ⁽¹⁾	$V_{I(IN1)} = V_{I(IN2)} = 5 V,$ $V_{I(VSNS)} = 1.5 V$	$T_J = 25^{\circ}C, C_L = 1 \mu F,$ $I_L = 500 mA,$ See Figure 1(a)	0.5	1.0	1.5	1	1.8	3	ms
tf	Output fall time from a disable ⁽¹⁾	VI(IN1) = VI(IN2) = 5 V, VI(VSNS) = 1.5 V	TJ = 25°C, CL = 1 μF, IL = 500 mA, See Figure 1(a)	0.35	0.5	0.7	0.5	1	2	ms
tt	Transition time(1)	IN1 to IN2 transition, $V_{I}(IN1) = 3.3 V,$ $V_{I}(IN2) = 5 V,$ $V_{I}(EN) = 0 V$	$\begin{array}{l} T_J = 125^{\circ}C, \ C_L = 10 \ \mu\text{F}, \\ I_L = 500 \ \text{mA} \\ [\text{Measure transition time} \\ \text{as } 10-90\% \ \text{rise time or} \\ \text{from } 3.4 \ \text{V to } 4.8 \ \text{V on} \\ \text{VO(OUT)}], \\ \text{See Figure 1(b)} \end{array}$		40	60		40	60	μs
^t PLH1	Turn-onpropagation delay from enable ⁽¹⁾	$V_{I(IN1)} = V_{I(IN2)} = 5 V$ Measured from enable to 10% of V _O (OUT), V _I (VSNS) = 1.5 V	TJ = 25°C, CL = 10 μF, IL = 500 mA, See Figure 1(a)		0.5			1		ms
^t PHL1	Turn-offpropagation delay from a disable ⁽¹⁾	VI(IN1) = VI(IN2) = 5 V, Measured from disable to 90% of VO(OUT), VI(VSNS) = 1.5 V	$T_J = 25^{\circ}C, C_L = 10 \mu F,$ $I_L = 500 mA,$ See Figure 1(a)		3			5		ms
^t PLH2	Switch-over rising propagation delay(1)	Logic 1 to Logic 0 transition on VSNS , VI(IN1) = 1.5 V, VI(<u>IN2</u>) = 5 V, VI(<u>EN</u>) = 0 V, Measured from VSNS to 10% of VO(OUT)	TJ = 25°C, CL = 10 μF, IL = 500 mA, See Figure 1(c)		0.17	1		0.17	1	ms
^t PHL2	Switch-overfalling propagationdelay(1)	Logic 0 to Logic 1 transition on VSNS VI(IN1) = 1.5V, VI(IN2) = 5V, VI(EN) = 0 V, Measured from VSNS to 90% of VO(OUT)	$T_J = 25^{\circ}C$, $C_L = 10 \mu$ F, $I_L = 500 \text{ mA}$, See Figure 1(c)	2	3	10	2	5	10	ms

(1) Not tested in production.



TRUTH TABLE

EN	V _{I(VSNS)} > 0.8V	$V_{I(IN2)} > V_{I(IN1)}$	STAT	OUT(1)
	Yes	Х	0	IN1
0	No	No	0	IN1
	No	Yes	Hi-Z	IN2
1	Х	Х	0	Hi-Z


(1)The under-voltage lockout circuit causes the output OUT to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal V_{DD} UVLO.

Terminal Functions


TERMINAL				
NAME	NO.	1/0	DESCRIPTION	
EN	2	I	$\frac{EN}{EN}$ is a TTL and CMOS compatible input with a 1-µA pull-up. The truth table shown above illustrates the functionality of EN.	
GND	5	Ι	Ground	
IN1	8	I	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal V_{DD} UVLO.	
IN2	6	I	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal V_{DD} UVLO.	
ILIM	4	I	A resistor R _{ILIM} from ILIM to GND sets the current limit I _L to $250/R_{ILIM}$ and $500/R_{ILIM}$ for the TPS2112 and TPS2113, respectively.	
OUT	7	0	Power switch output	
STAT	1	0	STAT is an open-drain output that is Hi-Z if the IN2 switch is ON. STAT pulls low if the IN1 switch is ON or if OUT is Hi-Z (i.e., EN is equal to logic 0)	
VSNS	3	I	An internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The truth table shown above illustrates the functionality of VSNS.	



FUNCTIONAL BLOCK DIAGRAM








PARAMETER MEASUREMENT INFORMATION


Figure 1. Propagation Delays and Transition Timing Waveforms

TEXAS INSTRUMENTS www.ti.com














Figure 3





TYPICAL CHARACTERISTICS

OUTPUT SWITCHOVER VOLTAGE DROOP






Figure 4

NOTE: To initialize the TPS2113 for this test, set input VSNS equal to 0 V, turn on the 5 V supply, and then turn on switch SW1.



TYPICAL CHARACTERISTICS






Figure 5

NOTE: To initialize the TPS2113 for this test, set input VSNS equal to 0 V, turn on the supply V_i, and then turn on switch SW1.



TYPICAL CHARACTERISTICS







Figure 6

TEXAS INSTRUMENTS www.ti.com




TYPICAL CHARACTERISTICS

TPS2112 TPS2113 SLVS446 – DECEMBER 2002



TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 13 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified threshold. Once the voltage on IN1 falls below this threshold, the TPS2112/3 will select the higher of the two supplies. This usually means that the TPS2112/3 will swap to IN2.




Figure 13. Auto-Selecting for a Dual Power Supply Application

In Figure 14, the multiplexer selects between two power supplies based upon the \overline{EN} logic signal. OUT connects to IN1 if \overline{EN} is logic 1, otherwise OUT connects to IN2. The logic thresholds for the \overline{EN} terminal are compatible with both TTL and CMOS logic.




Figure 14. Manually Switching Power Sources



DETAILED DESCRIPTION

AUTO-SWITCHING MODE

The TPS2112/3 only supports the auto-switching mode. In this mode, OUT connects to IN1 if $V_{I(VSNS)}$ is greater than 0.8 V, otherwise OUT connects to the higher of IN1 and IN2.

The VSNS terminal includes hysteresis equal to 3.75–7.5% of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

N-CHANNEL MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

CROSS-CONDUCTION BLOCKING

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

REVERSE-CONDUCTION BLOCKING

When the TPS211x switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211x will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

CHARGE PUMP

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

CURRENT LIMITING

A resistor R_{ILIM} from ILIM to GND sets the current limit to 250/ R_{ILIM} and 500/ R_{ILIM} for the TPS2112 and TPS2113, respectively. Setting resistor R_{ILIM} equal to zero is not recommended as that disables current limiting.

OUTPUT VOLTAGE SLEW-RATE CONTROL

The TPS2112/3 slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see *Truth Table*).). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues—like pit the connector power contacts, when hot plugging a load like a PCI card. The TPS2112/3 slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.


TEXAS INSTRUMENTS www.ti.com

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated