## Two－Phase DC／DC Controller for CPU Core Power Supply

## General Description

The RT9241A／B is a two－phase buck DC／DC controller integrated with all control functions for high performance processor VRM．The RT9241A／B drives 2 buck switching stages operating in 180 degree phase shift．The two－ phase architecture provides high output current while maintaining low power dissipation on power devices and low stress on input and output capacitors．The high equivalent operating frequency also reduces the component dimension and the output voltage ripple in load transient．

RT9241A／B regulates both easily set voltage and current loops．Precise current sharing for power stage is achieved by differential input current sense and processing circuit． The settings of current sense，droop tuning and over current protection are independent to compensation circuit of voltage loop．The feature greatly facilitates the flexibility of CPU power supply design and tuning．
The RT9241A／B uses a 5 －bit DAC of 1.1 V to 1.85 V （ $25 \mathrm{mV} /$ step）output with load current droop compensation to meet the strict VRM transient requirement．The IC monitors the VCORE voltage for PGOOD and over voltage protection．Soft start，over current protection and programmable under voltage lockout are also provided to assure the safety of microprocessor and power system．

## Ordering Information


－Package Type S：SOP－20
Operating Temperature Range C ：Commercial Standard $\mathrm{P}: \mathrm{Pb}$ Free with Commercial Standard Operating Frequency Version
A ： 200 kHz
B： 100 kHz

## Features

। Two－Phase Power Conversion
，VRM 9．0 DAC Output with Active Droop Compensation for Fast Load Transient
I Precise Channel Current Sharing with Differential Sense Input
－Hiccup Mode Over Current Protection
I Programmable Under Voltage Lockout and Soft Start
। High Ripple Frequency，（Channel Frequency Times Channel Number）
। 100kHz Version（RT9241B）for Lower Switching Loss

## Applications

Power Supply for Server and Workstation
Power Supply for High Current Microprocessor

## Pin Configurations

（TOP VIEW）


## Typical Application Circuit




## Function Block Diagram



## Functional Pin Description

VID4, VID3, VID2, VID1 and VID0 ( Pin1,2,3,4,5)
DAC voltage identification inputs for VRM9.0. These pins are TTL-compatible and internally pulled to VDD if left open.

## COMP (Pin 6)

Output of the error amplifier and input of the PWM comparator.

## FB (Pin 7)

Inverting input of the internal error amplifier.

## ADJ (Pin 8)

Current sense output for active droop adjust. Connect a resistor from this pin to GND to set the amount of load droop. This pin should not be opened.

## DVD (Pin 9)

Programmable power UVLO detection input. Trip threshold $=1.25 \mathrm{~V}$ at $\mathrm{V}_{\text {DVD }}$ rising

## SS (Pin 10)

Connect this SS pin to GND with a capacitor to set the start time interval. Pull this pin below 1 V (ramp valley of saw-tooth wave in pulse width modulator) to shutdown the converter output.

## ISN1 (Pin 12), ISN2 (Pin 11)

Current sense inputs from the individual converter channel's sense component GND nodes.

## GND (Pin 13)

Ground for the IC.

## VSEN (Pin 14)

Power good and over voltage monitor input. Connect to the microprocessor-CORE voltage.

## ISP1 (Pin 18), ISP2 (Pin 15)

Current sense inputs for individual converter channels. Tie this pin to the component sense node.

## PWM1 (Pin 17), PWM2 (Pin 16)

PWM outputs for each driven channel. Connect these pins to the PWM input of the MOSFET driver.

## PGOOD (Pin 19)

Power good open-drain output.

## VDD (Pin 20)

IC power supply. Connect this pin to a 5 V supply.

Table 1 Output Voltage Program

| Pin Name |  |  |  |  | Nominal Output Voltage DACOUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VID4 | VID3 | VID2 | VID1 | VID0 |  |
| 1 | 1 | 1 | 1 | 1 | Off |
| 1 | 1 | 1 | 1 | 0 | 1.100 V |
| 1 | 1 | 1 | 0 | 1 | 1.125 V |
| 1 | 1 | 1 | 0 | 0 | 1.150 V |
| 1 | 1 | 0 | 1 | 1 | 1.175 V |
| 1 | 1 | 0 | 1 | 0 | 1.200 V |
| 1 | 1 | 0 | 0 | 1 | 1.225 V |
| 1 | 1 | 0 | 0 | 0 | 1.250 V |
| 1 | 0 | 1 | 1 | 1 | 1.275 V |
| 1 | 0 | 1 | 1 | 0 | 1.300 V |
| 1 | 0 | 1 | 0 | 1 | 1.325 V |
| 1 | 0 | 1 | 0 | 0 | 1.350 V |
| 1 | 0 | 0 | 1 | 1 | 1.375 V |
| 1 | 0 | 0 | 1 | 0 | 1.400 V |
| 1 | 0 | 0 | 0 | 1 | 1.425 V |
| 1 | 0 | 0 | 0 | 0 | 1.450 V |
| 0 | 1 | 1 | 1 | 1 | 1.475 V |
| 0 | 1 | 1 | 1 | 0 | 1.500 V |
| 0 | 1 | 1 | 0 | 1 | 1.525 V |
| 0 | 1 | 1 | 0 | 0 | 1.550 V |
| 0 | 1 | 0 | 1 | 1 | 1.575 V |
| 0 | 1 | 0 | 1 | 0 | 1.600 V |
| 0 | 1 | 0 | 0 | 1 | 1.625 V |
| 0 | 1 | 0 | 0 | 0 | 1.650 V |
| 0 | 0 | 1 | 1 | 1 | 1.675 V |
| 0 | 0 | 1 | 1 | 0 | 1.700 V |
| 0 | 0 | 1 | 0 | 1 | 1.725 V |
| 0 | 0 | 1 | 0 | 0 | 1.750 V |
| 0 | 0 | 0 | 1 | 1 | 1.775 V |
| 0 | 0 | 0 | 1 | 0 | 1.800 V |
| 0 | 0 | 0 | 0 | 1 | 1.825 V |
| 0 | 0 | 0 | 0 | 0 | 1.850 V |

Note: (1) 0:Connected to GND (2) 1:Open

## Absolute Maximum Ratings

|  |  |
| :---: | :---: |
| Input, Output or I/O Voltage | GND-0.3V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |
|  |  |
| Package Thermal Resistance |  |
| SOP-20, $\theta_{\mathrm{JA}}$ |  |
|  |  |
|  |  |
|  |  |
| । Lead Temperature (Soldering, 10 sec.) ---------------------------------------------------------------------26000 |  |

## Electrical Characteristics

$\left(\mathrm{V} D=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {DD }}$ Supply Current |  |  |  |  |  |  |
| Nominal Supply Current | IDD | PWM 1,2 Open | -- | 4 | 10 | mA |
| Power-On Reset |  |  |  |  |  |  |
| V ${ }_{\text {DD }}$ Rising Threshold |  |  | 4.2 | 4.35 | 4.6 | V |
| V ${ }_{\text {DD }}$ Falling Threshold |  |  | -- | 3.85 | -- | V |
| Hysteresis |  |  | 0.2 | 0.6 | -- | V |
| V ${ }_{\text {DVD }}$ Rising Trip Threshold |  |  | 1.19 | 1.25 | 1.31 | V |
| Oscillator |  |  |  |  |  |  |
| Frequency |  | For each phase | 170 | 200 | 230 | kHz |
|  |  |  | 85 | 100 | 115 |  |
| Ramp Amplitude |  |  | -- | 1.7 | -- | V |
| Ramp Valley |  |  | 1.0 | 1.3 | -- | V |
| Maximum On Time of Each Channel |  |  | 70 | 75 | 80 | \% |
| Reference and DAC |  |  |  |  |  |  |
| DACOUT Voltage Accuracy |  |  | -1.0 | -- | +1.0 | \% |
| DAC (VID0-VID4) Input Low Voltage |  |  | -- | -- | 0.8 | V |
| DAC (VID0-VID4) Input High Voltage |  |  | 2.0 | -- | -- | V |
| DAC (VID0-VID4) Bias Current |  |  | 20 | 28 | 36 | $\mu \mathrm{A}$ |
| PWM Controller Error Amplifier |  |  |  |  |  |  |
| DC Gain |  |  | -- | 85 | -- | dB |
| Bandwidth |  |  | -- | 10 | -- | MHz |
| Slew Rate |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | -- | 5 | -- | V/ $/ \mathrm{s}$ |

To be continued

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Sense GM Amplifier |  |  | 50 | -- | -- | $\mu \mathrm{A}$ |
| ISP 1,2 Full Scale Source Current |  |  | 70 | 75 | -- | $\mu \mathrm{A}$ |
| ISP 1,2 Current for OCP |  |  | 8 | 13 | 18 | $\mu \mathrm{~A}$ |
| Protection |  | VSS $=1 V$ | 118 | 122 | 126 | $\%$ |
| SS Current |  |  | 106 | 110 | 114 | $\%$ |
| Over-Voltage Trip (VSEN/DACOUT) |  |  |  |  |  |  |
| Power Good |  |  |  |  |  |  |
| Upper Threshold (VSEN/DACOUT) |  | VSEN Rising | 86 | 90 | 94 | $\%$ |
| Lower Threshold (VSEN/DACOUT) |  | VSEN Rising |  |  |  |  |

## Typical Operating Characteristics



Current Sharing between Two Phases



Two-Phase Converter without Current Sharing


The Hysteresis of VDVD


Simplified Block Diagram Control Loops for a Two Phase Converter


## Application Information

RT9241A/B is a two-phase DC/DC controller that precisely regulates CPU core voltage and balances the current of different power channels. The converter consists of RT9241A/B and its companion MOSFET driver provide high quality CPU power and all protection function to meet the requirement of modern VRM.

## Voltage control

The reference of $\mathrm{V}_{\text {CORE }}$ is provided by a 5 -bit DAC of VRM9.0 specification. Control loop consists of error amplifier, two-phase pulse width modulator, driver and power components. Like conventional voltage mode PWM controller, the output voltage is locked at the $\mathrm{V}_{\text {REF }}$ of error amplifier and the error signal is used as the control signal $\mathrm{V}_{\mathrm{C}}$ of pulse width modulator. The PWM signals of different channels are generated by comparison of EA output and split-phase saw-tooth wave. Power stage transforms $\mathrm{V}_{\mathbb{I N}}$ to output by PWM signal on-time ratio.

## Current balance

RT9241A/B senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the low side MOSFET) to current signal into internal balance circuit. The current balance circuit sums and averages the current signals then produces the balancing signals injected to pulse width modulator. If the current of some power channel is greater than average, the balancing signal reduces the output pulse width to keep the balance.

## Load droop

The sensed power channel current signals regulate the reference of DAC to form a output voltage droop proportional to the load current. The droop or so call "ctive voltage positioning" can reduce the output voltage ripple at load transient and the LC filter size.

## Fault detection

The chip detects $\mathrm{V}_{\text {CORE }}$ for over voltage and power good detection. The "hiccup mode" operation of over current protection is adopted to reduce the short circuit current. The in-rush current at the start up is suppressed by the soft start circuit through clamping the pulse width and output voltage.

## MOSFET driver detection and converter start up

RT9241A/B interface with companion MOSFET driver (like RT9600 or HIP660X series) for correct converter initialization. The tri-phase PWM output (high, low, high impedance) pins sense the interface voltage at IC POR acts (both $V_{D D}$ and $V_{D V D}$ trip). The channel is enabled if the pin voltage is 1.2 V less than $V_{D D}$. Please tie the both PWM output to driver input for correct converter startup.

## Current sensing setting

RT9241A/B senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the low side MOSFET) to current signal into internal circuit (see Figure 1).


Figure 1. Current Sense Circuit

The sensing circuit gets $\mathrm{Ix}=\frac{\mathrm{IL} \times \mathrm{Rs}}{\mathrm{RsP}}$ by local feedback. $R_{S P}=R_{\text {SN }}$ to cancel the voltage drop caused by GM amplifier input bias current. $\mathrm{I}_{\mathrm{x}}$ is sampled and held just before low side MOSFET turns off (See Figure 2). Therefore,

$$
\operatorname{Ix}(\mathrm{S} / \mathrm{H})=\frac{\mathrm{IL}(\mathrm{~S} / \mathrm{H}) \times \mathrm{Rs}}{\mathrm{RSP}} \quad \mathrm{IL}(\mathrm{~S} / \mathrm{H})=\mathrm{IL}(\mathrm{AVG})-\frac{\mathrm{Vo}}{\mathrm{~L}} \times \frac{\mathrm{ToFF}}{2}
$$

TOFF $=\left(\frac{\mathrm{VIN}^{-} \mathrm{Vo}}{\mathrm{VIN}_{\text {IN }}}\right) \times$ Ts, for switching
period $=T_{S}$
$I X(S / H)=\left[\operatorname{IL}(A V G)-\frac{V_{o}-\left(\frac{V I N-V o}{V I N}\right) \times T s}{2 L}\right] \times \frac{R s}{R s P}$



PWM Signal \& High Side MOSFET Gate Signal


Low Side MOSFET Gate Signal
Figure 2. Inductor Current and PWM Signal

## Droop tuning

The S/H current signals from power channels are injected to ADJ pin to create droop voltage.
$V_{A D J}=$ RADJ $\times \frac{2}{3} \Sigma \mathrm{Ix}$
The DAC output voltage decreases by $\mathrm{V}_{\mathrm{ADJ}}$ to form the VCORE load droop(see Figure 3).


Figure 3. Droop Tune Circuit

## Protection and SS function

For OVP, the RT9241A/B detects the $\mathrm{V}_{\text {CORE }}$ by $\mathrm{V}_{\text {SEN }}$ pin. Eliminate the parasitic delay and noise influence on the PCB path for fast and accurate detection. The trip point of OVP is $120 \%$ of normal output level. The PWM outputs are pulled low to turn on the low side MOSFET and turn off the high side MOSFET of the synchronous rectifier at OVP. The OVP latch can only be reset by $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DVD}}$ restart power on reset sequence. The PGOOD detection trip point of $V_{\text {CORE }}$ is $\pm 8 \%$ out of the normal level. The PGOOD open drain output pulls low when $\mathrm{V}_{\text {OCRE }}$ exceeds the range.

Soft start circuit generates a ramp voltage by charging external capacitor with 10uA current after IC POR acts. The PWM pulse width and $V_{\text {Core }}$ are clamped by the rising ramp to reduce the in-rush current and protect the power components.
OCP is triggered if one channel S/H current signal $I_{x}>75 \mu \mathrm{~A}$. Controller forces PWM output latched at high impedance to turn off both high and low side MOSFET in the power stage and initial the hiccup mode protection. The SS pin voltage is pulled low with a $10 \mu \mathrm{~A}$ current after it is less than $90 \% \mathrm{~V}_{\mathrm{DD}}$. The converter restarts after SS pin voltage $<0.2 \mathrm{~V}$. Three times of OCP disable the converter and only release the latch by POR acts (see Figure 4).


Figure 4

## Two-Phase Converter and Components Function Grouping



## Design Procedure Suggestion

## Voltage loop setting

a. Output filter pole and zero (Inductor, output capacitor value \& ESR)
b.Error amplifier compensation network

## Current loop setting

a. Over current protection trip point setting by GM amplifier S/H current(current sense component Ron, ISPx \& ISNx pin external resistor value, keep ISPx current = $75 \mu \mathrm{~A}$ at OCP condition)

## VRM load line setting

a.Droop amplitude (ADJ pin resistor)
b.No load offset (additional resistor in compensation network)

## Power sequence \& SS

DVD pin external resistor and SS pin capacitor PCB layout
a. Kelvin sense for current sense GM amplifier input
b. Refer to layout guide for other item

## Design Example for RT9241A

Two phase converter $\mathrm{V}_{\text {CORE }}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}}=12 \mathrm{~V}$, full load current $=40 \mathrm{Amp}$, droop voltage at full load $=120 \mathrm{mV}$, OCP trip point for each power stage $=30 \mathrm{Amp}$ (at Sample/ Hold), low side MOSFET $R_{D S(O N)}=6 \mathrm{~m} \Omega$ at room temperature, $\mathrm{L}=2 \mu \mathrm{H}$, Cout $=9000 \mu \mathrm{~F}$, capacitor $E S R=2 \mathrm{~m} \Omega$.
1.Compensation setting
a. Modulator Gain, Pole and Zero

Modulator Gain $=\frac{\text { VIn }}{\text { Vramp }^{\text {Ram }}}$
saw-tooth wave amplitude $\mathrm{V}_{\text {RAMP }}=1.7 \mathrm{~V}$,
modulator Gain $=8.6=18.7 \mathrm{~dB}$
LC filter pole $=\frac{1}{2 \pi \sqrt{\mathrm{LC}}}=1.2 \mathrm{kHz}$
ESR zero $=\frac{1}{2} \pi$ CRESR $=8.8 \mathrm{kHz}$
b. EA compensation network

Use type 2 compensation scheme (see Figure5)
$\mathrm{Fz}=\frac{1}{2 \pi \mathrm{R}_{2} \mathrm{C}_{1}} \quad \mathrm{FP}=\frac{1}{2 \pi \mathrm{R} 2\left(\frac{\mathrm{C} 1 \times \mathrm{C} 2}{\mathrm{C} 1+\mathrm{C} 2}\right)}$
mid-band gain $=\frac{R_{2}}{R_{1}} \quad$. Choose $R_{1}=2.4 K \Omega$, $R_{2}=24 \mathrm{~K} \Omega, C_{1}=6.6 \mathrm{nF}, \mathrm{C}_{2}=33 \mathrm{pF}$, get $\mathrm{F}_{\mathrm{z}}=1 \mathrm{kHz}$, $\mathrm{Fp}=200 \mathrm{kHz}$, mid-band Gain $=10=20 \mathrm{~dB}$, modulator asymptotic Bode plot of EA compensation and PWM loop Gain Bode shown as Figure 6.


Figure 5. EA Compensation Network


Figure 6. Asymptotic Bode Plot of PWM Loop Gain

## 2.Over Current Protection setting

OCP trip point current $=30 \mathrm{~A}$ (at Sample/Hold),
$\mathrm{Ix}=\frac{\mathrm{RDS}(\mathrm{ON}) \times 30 \mathrm{~A}}{\mathrm{RSP}}=75 \mu \mathrm{~A} \quad, \quad \mathrm{R}_{\mathrm{ISP}}=2.4 \mathrm{~K} \Omega$
Take the temperature rising for consideration, if MOSFET working temperature $=70^{\circ} \mathrm{C}$ and the temperature coefficient $=5000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \mathrm{R}_{\text {ISP }}\left(70^{\circ} \mathrm{C}\right)=$
$\mathrm{R}_{\text {ISP }}\left(27^{\circ} \mathrm{C}\right) \times\left\{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\left(70^{\circ} \mathrm{C}\right) / \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\left(27^{\circ} \mathrm{C}\right)\right\}=1.75 \mathrm{~K} \Omega$
3.Droop setting

Full load current of each power channel $=40 \mathrm{~A} / 2=$ 20 Amp , the ripple current $=\Delta \mathrm{I}_{\llcorner }=$
$5 \mu \mathrm{~s} \times \frac{1.5 \mathrm{~V}}{2 \mu \mathrm{H}} \times\left(1-\frac{1.5 \mathrm{~V}}{12 \mathrm{~V}}\right)=3.28 \mathrm{~A}$
, load current at $\mathrm{S} / \mathrm{H} 20 \mathrm{~A}-\frac{\Delta \mathrm{L} \mathrm{L}}{2}=18.36 \mathrm{~A}$
$=\operatorname{IX}($ MAX $)=\frac{\operatorname{RDS}(O N) \times 18.36 \mathrm{~A}}{\operatorname{RisP}}$
, GM Amp S $/ H, \mathrm{R}_{I S P}=\mathrm{R}_{I S N}=2.4 \mathrm{~K} \Omega, \mathrm{I}_{\mathrm{X}(\mathrm{MAX})}=46 \mu \mathrm{~A}$,
required Droop $=120 \mathrm{mV}=46 \mu \mathrm{~A} \times 2 \times 2 / 3 \times \mathrm{R}_{\mathrm{ADJ}}$,
$R_{A D J}=1.97 \mathrm{~K} \Omega$.
Take the temperature rising for consideration, we just modify RISP like OCP setting.

## 4.SS capacitor

$C_{s s}=0.1 \mu \mathrm{~F}$ is the suitable value for most application.

## Layout Guide

## Layout Guide

Place the high-power switching components first, and separate them from sensitive nodes.
1.Most critical path: the current sense circuit is the most sensitive part of the converter. The current sense resistors tied to ISP1,2 and ISN1,2, should be located not more than 0.5 inch from the IC and away from the noise switching nodes. The PCB trace of sense nodes should be parallel and as short as possible. Kelvin connection of the sense component (additional sense resistor or MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ) ensures the accurate stable current sensing.

No Kelvin sense, no guarantee for stable operation!

Switching ripple current path:
a. Input capacitor to high side MOSFET
b.Low side MOSFET to output capacitor
c. The return path of input and output capacitor
d.Separate the power and signal GND
e.The switching nodes (the connection node of high/ low side MOSFET and inductor) is the most noisy points. Keep them away from sensitive small-signal node.
f.Reduce parasitic R, L by minimum length, enough copper thickness and avoiding of via.
2.MOSFET driver should be close to MOSFET
4.The compensation, bypass and other function setting components should be near the IC and away from the noisy power path.


Figure. 7 Power Stage Ripple Current Path


Figure. 8 Layout Consideration

## Outline Dimension



| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 12.598 | 13.005 | 0.496 | 0.512 |
| B | 7.391 | 7.595 | 0.291 | 0.299 |
| C | 2.362 | 2.642 | 0.093 | 0.104 |
| D | 0.330 | 0.508 | 0.013 | 0.020 |
| F | 1.194 | 1.346 | 0.047 | 0.053 |
| H | 0.229 | 0.330 | 0.009 | 0.013 |
| I | 0.102 | 0.305 | 0.004 | 0.012 |
| J | 10.008 | 10.643 | 0.394 | 0.419 |
| M | 0.381 | 1.270 | 0.015 | 0.050 |

## 20-Lead SOP Plastic Package

## RICHTEK TECHNOLOGY CORP.

Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611

## RICHTEK TECHNOLOGY CORP.

Taipei Office (Marketing)
8F-1, No. 137, Lane 235, Paochiao Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)89191466 Fax: (8862)89191465
Email: marketing@richtek.com

