

International IOR Rectifier

IR1150S IR1150IS ONE CYCLE CONTROL PFC IC

Features

- PFC with IR proprietary "One Cycle Control"
- Continuous Conduction Mode Boost Type PFC
- No Line Voltage Sense Required
- Programmable Switching Frequency (50kHz-200kHz)
- Programmable Output Overvoltage Protection
- Brownout and Output Undervoltage Protection
- Cycle by Cycle Peak Current Limit
- Soft Start
- User initiated micropower "Sleep Mode"
- Open Loop Protection
- Maximum duty cycle limit of 98%
- User programmable fixed frequency operation
- Min. off time of 150-350ns over freq range
- V_{CC} Under Voltage Lockout
- Internally Clamped 13V Gate Drive
- Fast 1.5A peak Gate Drive
- Micropower startup (<200 μA)
- Latch immunity and ESD protection

Description

The IR1150 is a power factor correction (PFC) control IC designed to operate in continuous conduction mode (CCM) over a wide range input line voltages. The IR1150 is based on IR's proprietary "One Cycle Control" (OCC) technique providing a cost effective solution for PFC. The proprietary control method allows major reductions in component count, PCB area and design time while delivering the same high system performance as traditional solutions. The IC is fully protected and eliminates the often noise sensitive line voltage sensing requirements of existing solutions.


The IR1150 features include programmable switching frequency, programmable dedicated over voltage protection, soft start, cycle-by-cycle peak current limit, brownout, open loop, UVLO and micropower startup current.

In addition, for low standby power requirements, (Energy Star, Green Power, Blue Angel, etc.), the IC can be driven into sleep mode with total current consumption below 200μA, by pulling the OVP pin below 0.62V.

Package



IR1150 Application Diagram



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltages are absolute voltages referenced to COM. Thermal resistance and power dissipation are measured under board mounted and still air conditions.

Parameters	Symbols	Min.	Max.	Units	Remarks
V _{CC} voltage	V _{CC}	-0.3	22	V	Not internally clamped
Freq. voltage	V _{FREQ.}	-0.3	10.5	V	
ISNS voltage	V _{ISNS}	-10	3	V	
VFB voltage	V _{FB}	-0.3	10.5	V	
COMP voltage	V _{COMP}	-0.3	10	V	
Gate voltage	V _{GATE}	-0.3	18	V	
Continuous gate current	I _{GATE}	-5	5	mA	
Max Peak Gate Current	I _{GATEPK}	-1.5	1.5	A	
Junction temperature	T _J	-40	150	°C	
Storage temperature	T _S	-55	150	°C	
Thermal resistance	R _{θJA}	—	185	°C/W	SOIC-8
Package power dissipation	P _D	—	675	mW	SOIC-8 T _{AMB} = 25°C
ESD protection	V _{ESD}	—	2	kV	Human body model*

Recommended Operating Conditions

Recommended operating conditions for reliable operation with margin

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Supply voltage	V _{CC}	15	18	20	V	
Junction temperature	T _J	-25	—	125	°C	
Ambient Temperature	T _A	0	—	70	°C	IR1150S
Ambient Temperature	T _A	-25	—	85	°C	IR1150IS
Switching frequency	F _{SW}	50	—	200	KHz	

Electrical Characteristics

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range T_J from -25 °C to 125°C. Typical values represent the median values, which are related to 25°C. **If not otherwise stated, a supply voltage of V_{CC} =15V is assumed for test condition**

Supply Section

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
V _{CC} turn-on threshold	V _{CC ON}	12.2	12.7	13.2	V	
V _{CC} turn-off threshold (under voltage lock out)	V _{CC UVLO}	10.2	10.7	11.2	V	
V _{CC} turn-off hysteresis	V _{CC HYST}	1.8	—	2.2	V	

*Per EIA/JESD22-A114-B (discharging a 100nF capacitor through a 1.5kΩ series resistor)

Electrical Characteristics cont.

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range T_j from -25°C to 125°C . Typical values represent the median values, which are related to 25°C . **If not otherwise stated, a supply voltage of $V_{CC} = 15\text{V}$ is assumed for test condition**

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Operating current	I_{CC}	—	18	22	mA	$C_{load}=1\text{nF } f_{SW}=200\text{kHz}$
		—	36	40	mA	$C_{load}=10\text{nF } f_{SW}=200\text{kHz}$
		—	8	10	mA	Standby mode - inactive gate Internal oscillator running
Startup current	$I_{CCSTART}$	—	—	175	μA	$V_{CC}=V_{CC\text{ ON}} -0.1\text{V}$
Sleep current	I_{SLEEP}	—	125	200	μA	$V_{OVP}<0.5\text{V (typ)}, V_{CC} = 15\text{V}$
Sleep mode threshold	V_{SLEEP}	0.565	0.615	0.665	V	$V_{CC} = 15\text{V}$

Oscillator Section

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Switching frequency	f_{SW}	50	—	200	kHz	$R_{SET} = 165\text{k}\Omega -37\text{k}\Omega$ approx.
Initial accuracy	$f_{SW\text{ ACC}}$	—	—	5	%	$T_A = 25^{\circ}\text{C}$
Voltage stability	V_{STAB}	—	0.2	3	%	$13\text{V} < V_{CC} < 20\text{V}$
Temperature stability	T_{STAB}	—	2	—	%	$-25^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$
Total variation	f_{VT}	—	10	—	%	Line & temperature
Long term stability	$F_{STABL T}$	—	0.1	0.5	%	$T_{AMB} = 125^{\circ}\text{C}, 1000\text{Hrs}$
Maximum duty cycle	D_{MAX}	93	—	98	%	$f_{SW}=200\text{kHz}$
Minimum duty cycle	D_{MIN}	—	—	0	%	
Minimum off time	T_{offmin}	200	300	400	ns	$f_{SW}=50\text{kHz to } 200\text{kHz}$

Protection Section

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Open loop protection (OLP) Vfb threshold	V_{OLP}	17	19	21	$\%V_{REF}$	
Output under voltage protection (OUV)	V_{OUV}	49	51	53	$\%V_{REF}$	Brown out protection
Output over voltage protection (OVP)	V_{OVP}	104	105.5	107	$\%V_{REF}$	
OVP hysteresis	—	350	450	550	mV	
Peak current limit protection (IPKLMT) ISNS voltage threshold	V_{ISNS}	-1.11	-1.04	-0.96	V	

Internal Voltage Reference Section

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Reference voltage	V _{REF}	6.9	7.0	7.1	V	T _A = 25°C
Line Regulation	R _{REG}	—	12	25	mV	13.5V <V _{CC} < 20V
Temp stability	T _{STAB}	—	0.4	—	%	-25°C ≤ T _{AMB} ≤ 125°C
Total variation	ΔV _{TOT}	6.8	—	7.1	V	Line, temp

Voltage Error Amplifier Section

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Transconductance	g _m	30	40	55	μS	-25°C ≤ T _{AMB} ≤ 125°C
Source/sink current	I _{OVEA}	30 20	±40 45	65 90	μA μA	T _{AMB} = 25°C -25°C ≤ T _{AMB} ≤ 125°C
Typical soft start delay time (calculated)	t _{SS}	—	40	—	msec	R _{GAIN} =1kΩ, C _{ZERO} =0.33μF C _{POLE} =0.01μF, f _{XO} =28Hz
VCOMP voltage (fault)	V _{COMP FLT}	—	1.2	1.5 0.2	V V	@ 1mA (max) initial @ 25μA steady state
Effective VCOMP Voltage	V _{COMP EFF}	—	6.05	—	V	
Input bias current	I _{IB}	—	-0.2	-0.5	μA	V _{FB} =0V, -25°C ≤ T _{AMB} ≤ 125°C
Open loop bandwidth	BW	—	1	—	MHz	
Input offset voltage temp coefficient	T _{CI_{OV}}	—	—	10	μV/°C	
Common mode rejection ratio	CMRR	—	100	—	dB	
Output low voltage	V _{OL}	—	—	0.5	V	
Output high voltage	V _{OH}	5.71	6.15	6.8	V	
VCOMP Start Voltage	V _{COMP START}	300	500	700	mV	

Current Amplifier Section


Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
DC gain	g _{DC}	—	2.5	—	V/V	
Corner frequency	f _C	200	—	280	kHz	
Input offset voltage	V _{IO}	—	1	4	mV	
I _{SN} bias current	I _{IB}	—	200	300	μA	V _{FB} =0V, -25°C ≤ T _{AMB} ≤ 125°C
Input offset voltage temp coefficient	T _{CI_{OV}}	—	—	10	μV/°C	
Common mode rejection ratio	CMRR	—	100	—	dB	
Blanking Time	T _{BLANK}	230	350	450	ns	T _{AMB} = 25°C
		150	—	600	ns	-25°C ≤ T _{AMB} ≤ 125°C

Gate Driver Section

Parameters	Symbols	Min.	Typ.	Max.	Units	Remarks
Gate low voltage	V _{GLO}	—	1.2	1.5	V	I _{GATE} =200mA
Gate high voltage	V _{GTH}	—	—	18	V	V _{CC} =20V
Gate high voltage	V _{GTH}	9.5	—	—	V	V _{CC} =11.5V
Rise time	t _r	—	20	—	ns	C _{LOAD} = 1nF, V _{CC} =16V
	—	—	70	—	ns	C _{LOAD} = 10nF, V _{CC} =16V
Fall time	t _r	—	20	—	ns	C _{LOAD} = 1nF, V _{CC} =16V
	—	—	70	—	ns	C _{LOAD} = 10nF, V _{CC} =16V
Out peak current	I _{OPK}	1.5	—	—	A	C _{LOAD} = 10nF, V _{CC} =16V
Gate voltage @ fault	V _{G fault}	—	—	1.8	V	I _{GATE} =20mA

IR1150S

Block Diagram



Lead Assignments & Definitions

Lead Assignment	Pin#	Symbol	Description
<p style="text-align: center;">IR1150S</p> <p style="text-align: center;">8 LEAD SOIC</p>	1	COM	Ground
	2	FREQ	Frequency Set
	3	ISNS	Current Sense
	4	OVP/ENA	Overvoltage Fault Detect / Enable
	5	COMP	Voltage Loop Compensation
	6	VFB	Output Voltage Sense
	7	VCC	IC Supply Voltage
	8	GATE	Gate Drive Output

Detailed Pin Description

COM: Ground

This is ground potential pin of the integrated control circuit. All internal devices are referenced to this point.

VFB: Output Voltage Feedback

The output voltage of the boost converter is sensed via a resistive divider and fed into this pin, which is the inverting input of the output voltage error amplifier. The impedance of the divider string must be low enough so as to not introduce substantial error due to the input bias currents of the amplifier, yet high enough so as to minimize power dissipation. Typical value of external divider impedance will be $1M\Omega$.

The error amplifier is a transconductance type, which yields high output impedance, thus increasing noise immunity of the error amplifier output in addition to eliminating input divider string interaction with compensation feedback capacitors and reducing loading of divider string due to a low impedance output of the amplifier.

COMP: Voltage Loop Compensation

External circuitry from this pin to ground compensates the system voltage loop and soft start time.

This is the output of the voltage error amplifier.

This pin will be discharged via internal resistance when a fault mode occurs.

GATE: Gate Drive Output

This is the gate drive output of the IC. Drive voltage is internally limited and provides $\pm 1.5A$ peak with matched rise and fall times.

FREQ: Frequency Set

This is the user programmable frequency pin. An external resistor from this pin to the COM pin programs the frequency. The operational switching frequency range for the device is 50kHz – 200kHz.

ISNS (Current Sense input)

This pin is the inverting Current Sense Input & Peak Current Limit. The voltage at this pin is the negative voltage drop, sensed across the system current sense resistor, representing the inductor current. This voltage is fed into the Peak Current Limit protection comparator with threshold around -1V. This protection circuit incorporates a leading edge blanking circuit following the comparator to improve noise immunity of the protection process.

The current sense signal is also fed into the current sense amplifier. The signal will be amplified, filtered of high frequency noise and then injected into a summing node where it is subtracted from the compensation voltage VCOMP.

The signal on this pin need to be previously filtered with an RC cell, to provide additional noise immunity. The input impedance of this pin is $5k\Omega$.

VCC

This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by pulling this pin below the minimum turn off threshold voltage, without damage to the IC.

To prevent noise problems, a bypass ceramic capacitor connected to Vcc and COM should be placed as close as possible to the IR1150S.

This pin is not internally clamped, therefore damage will occur if the maximum voltage is exceeded.

OVP/EN (Over Voltage Protection / Enable)

This pin is the input to the over voltage protection comparator the threshold of which is internally programmed to 105.5% of V_{REF} .

A resistive divider feeds this pin from the output voltage to COM and inhibits the gate drive whenever the threshold is exceeded. Normal operation resumes when the voltage level on this pin decreases to below the pin threshold, (with hysteresis).

This pin is also used to activate the IC “sleep” mode by pulling the voltage level below 0.62V (typ).

STATES OF OPERATION

UVLO Mode

The IC remains in the UVLO condition until the voltage on the VCC pin exceeds the VCC turn on threshold voltage, $V_{CC\ ON}$. During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a quiescent current of $I_{CC\ START}$. The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of, $V_{CC} < V_{CC\ UVLO}$, occurs.

Standby Mode

The IC is in this state if the supply voltage has exceeded $V_{CC\ ON}$ and the V_{FB} pin voltage is less than 20% of V_{REF} . The oscillator is running and all internal circuitry is biased in this state, but the gate is inactive. This state is accessible from any other state of operation except OVP. This IC enters this state whenever the V_{FB} pin voltage has decreased to 50% of V_{REF} when operating in normal mode or during a peak current limit fault condition, or 20% V_{REF} when operating in soft start mode.

Soft Start Mode

This state is activated once the VCC voltage has exceeded $V_{CC\ ON}$ and the V_{FB} pin voltage has exceeded 20% of V_{REF} .

The soft start time, which is defined as the time required for the duty cycle to linearly increase from 0 to maximum, is dependent upon the values selected for compensation of the voltage loop, Pin COMP to COM. Throughout the soft start cycle, the output of the voltage error amplifier, (Pin COMP), charges through the compensation network. This forces a linear rise of the voltage at this node, which in turn forces a linear increase in the gate drive duty cycle

from 0. This controlled duty cycle increase reduces system component stress during start up conditions as the input current amplitude is linearly increasing..

Normal Mode

The IC enters in normal operating mode once the soft start transition has been completed. At this point the gate drive is switching and the IC will draw a maximum of I_{CC} from the supply voltage source. The device will initiate another soft start sequence in the event of a shutdown due to a fault, which activates the protection circuitry, or if the supply voltage drops below the UVLO turn off threshold of $V_{CC\ UVLO}$.

Fault Protection Mode


The fault mode will be activated when any of the protection circuits are activated.

The IC protection circuits include Supply Voltage Under Voltage Lockout (UVLO), Output Over Voltage Protection (OVP), Open Loop Protection (OLP), Output Undervoltage Protection (OUV), and Peak Current Limit Protection (IPK LIMIT).

Sleep Mode

The sleep mode is initiated by pulling the OVP pin below 0.62V (typ). In this mode the IC is essentially shut down and draws a very low quiescent supply current.

STATE AND TRANSITIONS DIAGRAM



General Description

The IR1150 Control IC is intended for boost converters for power factor correction operating at a fixed frequency in continuous conduction mode. The IC operates with essentially two loops, an inner current loop and an outer voltage loop. The inner current loop is fast and reliable and does not require sensing of the input voltage in order to create a current reference.

This inner current loop sustains the sinusoidal profile of the average input current based on the dependency of the pulse width modulator duty cycle on the input line voltage, to determine the analogous input line current. Thus, the current loop exploits the imbedded input voltage signal to command the average input current following the input voltage. This is true so long as operation in continuous conduction mode is maintained.

There will be some amount of distortion of the current waveform as the line cycle migrates toward the zero crossing and as the converter operates at very light loads given that the inductor has a finite inductance. The resultant harmonic currents under these operating conditions will be well within the Class D specifications of EN61000-3-2, and therefore not an issue. The outer voltage loop controls the output voltage of the boost converter and the output voltage error amplifier produces a voltage at its output, which directly controls the slope of the integrator ramp, and therefore the amplitude of the average input current. The combination of the two control elements controls the amplitude and shape of the input current so as to be proportional to and in phase with the input voltage.

The IC employs protection circuits providing for robust operation in the intended application and protection from system level over current, over voltage, under voltage, and brownout conditions.

IC Supply

The UVLO circuit monitors the V_{CC} pin and maintains the gate drive signal inactive until such time as the V_{CC} pin voltage reaches the UVLO turn on threshold, $V_{CC\ ON}$. As soon as the V_{CC} voltage exceeds this threshold, provided that the V_{FB} pin voltage is greater than $20\%V_{REF}$, the gate drive will begin switching under control of the Soft Start function, which will gradually allow the pulse width to increase toward its maximum value as demanded by the output voltage error amplifier. In the event that the voltage at the V_{CC} pin should drop below that of the UVLO turn off threshold, $V_{CC\ UVLO}$, the IC then turns off, gate drive is terminated, and the turn on threshold must again be exceeded in order to re start the process and move into Soft Start mode.

Soft Start

The soft start process controls the rate of rise of the output voltage error amplifier in order to obtain a linear control of the increasing duty cycle as a function of time. The soft start time is essentially controlled by voltage error amplifier compensation components selected, and is therefore user programmable to some degree based on desired loop crossover frequency.

Frequency Select

The oscillator is designed such that the switching frequency of the IC is programmable by an external resistor at the $FREQ$ pin. The design incorporates min/max restrictions such that the minimum and maximum operating frequency fall within the range of 50-200kHz, based on the resistor value selected.

Gate Drive

The gate drive output shall be a totem pole driver with sufficient drive capability to efficiently drive power switch typical of the application, (i.e. IRFB22N60C3 or equivalent).




Fig.1 - Supply Current




Fig. 2 - Under Voltage Lockout vs. Temperature




Fig. 3 - Oscillator Frequency vs. Programming Resistor




Fig. 4 - Oscillator Frequency vs. Temperature




Fig. 5 - Reference Voltage




Fig. 6 - Voltage Error Amplifier Transconductance




Fig.7 - Voltage Error Amplifier Source/Sink Current






Fig. 8 - Current Sense Amplifier DC Gain

IR1150 Timing Diagrams



Vcc Under Voltage Lockout



Output Protection

IR1150S

Case outline

