



## HT1130 4-bit Microcontroller

### Features

- Operating voltage: 2.4V~3.3V
- 12 input lines
- Four output lines
- Five working registers
- Sound effect circuit
- 4K 8 program ROM
- 128 4 bits data memory RAM size
- 32 4 segment LCD driver
- RC oscillator for system clock
- Halt feature reduces power consumption


- Internal timer overflow interrupt
- External interrupt
- One level subroutine nesting
- 8-bit timer with internal or external clock source
- 8-bit table read instruction
- Up to 4 s instruction cycle with 1MHz system clock at  $V_{DD}=3V$
- All instructions in 1 or 2 machine cycles

### General Description

The HT1130 is a processor from Holtek s 4-bit stand alone single chip microcontroller range specifically designed for LCD product applications. The device is ideally suited for multiple

LCD low power applications among which are calculators, scales and hand-held LCD products.

**Block Diagram**



Notes: ACC: Accumulator  
 PC: Program counter  
 R0~R4: Working registers

PA: Output port  
 PS,PM,PP: Input ports



**Pad Coordinates**

Unit: m

Pad No.	X	Y	Pad No.	X	Y
1	1192.10	1305.20	34*	1261.10	1122.30
2	1192.10	1169.80	35*	1261.10	979.80
3*	1196.70	1019.80	36*	1261.10	836.30
4*	1261.10	873.70	37*	1261.10	693.80
5	1261.10	731.20	38*	1261.10	550.30
6	1261.10	587.70	39*	1261.10	407.80
7	1261.10	445.20	40*	1261.10	264.30
8	1261.10	301.70	41*	1261.10	121.80
9*	1261.10	159.20	42*	1261.10	21.70
10*	1261.10	15.70	43*	1261.10	164.20
11	1261.10	126.80	44*	1261.10	307.70
12	1261.10	270.30	45*	1261.10	450.20
13	1261.10	412.80	46*	1261.10	593.70
14	1261.10	556.30	47*	1261.10	736.20
15	1261.10	698.80	48*	1261.10	879.70
16	1261.10	842.30	49*	1261.10	1022.20
17	1261.10	984.80	50*	1261.10	1165.70
18	1261.10	1128.30	51*	1261.10	1311.20
19*	876.70	1331.40	52*	1001.00	1331.40
20*	719.70	1331.40	53*	858.50	1331.40
21*	542.10	1241.00	54*	715.00	1331.40
22*	406.70	1241.00	55*	572.50	1331.40
23	276.30	1241.00	56*	429.00	1331.40
24	140.90	1241.00	57*	286.50	1331.40
25	10.50	1241.00	58*	143.00	1331.40
26	124.90	1241.00	59*	0.50	1331.40
27	284.90	1331.40	60	143.00	1331.40
28	427.40	1331.40	61	285.50	1331.40
29	570.90	1331.40	62	429.00	1331.40
30	713.40	1331.40	63	571.50	1331.40
31*	856.90	1331.40	64	715.00	1331.40
32*	999.40	1331.40	65	857.50	1331.40
33	1261.10	1265.80	66*	990.50	1331.40

These pins must be bonded out for function testing.

**Pad Description**

Pad No.	Pad Name	I/O	Mask Option	Function
1, 2	BZ, BZ	O	Note 1	Sound effect outputs
3	VLCD	I		(+) LCD bias power supply
4 22 9 10	T256 T1D TEST1 TEST2	O O I I		For test mode only TEST1 and TEST2 are left open when the HT1130 is in normal operation (with an internal pull high resistor).
5~8	COM3~COM0	O	Note 2	Output for LCD panel common plate
11~14	PM3~PM0	I	Pull-high or None. Note 3	4-bit port for input only
15~18	PS3~PS0	I	Pull-high or None. Note 3	4-bit port for input only
19	VSS	I		Negative power supply, GND
20 21	OSCI OSCO	I O		OSCI,OSCO are connected to an external resistor for an internal system clock
23~26	PA3~PA0	O	CMOS or NMOS Open drain	4-bit latch port for output only
27~30	PP0~PP3	I	Pull-high or None. Note 3	4-bit port for input only
31	INT	I		External interrupt input with pull high resistor Active on edge-triggered high to low transition
32	RES	I		Input to reset an internal LSI Reset is active on logical low level
33	TMCLK	I	Pull-high or None. Note 4	Input for TIMER clock TIMER can be clocked by an external clock or an internal frequency source.
34~65	SEG0~SEG31	O		LCD driver outputs for LCD panel segment
66	VDD	I		Positive power supply

- \*Notes: 1. The system clock provides six different sources selectable by mask option to drive the sound effect clock. If the Holtek sound library is used, only 128K and 64K are acceptable.
2. Either (1/4 duty;1/3 bias) or (1/3 duty:1/3 bias) should be specified by mask option.
3. Each bit of ports PM, PS and PP can be a trigger source of the HALT interrupt, selectable by mask option.
4. 13 internal clock sources can be selectable by mask option to drive TMCLK. Note that TMCLK should not be connected to a pull high resistor if an internal source is used.

**Absolute Maximum Ratings**

Supply Voltage..... $V_{DD}$  0.3V to 5.5V      Input Voltage..... $V_{SS}$  0.3V to  $V_{DD}+0.3V$   
 Storage Temperature..... 50 C to 125 C      Operating Temperature .....0 C to 70 C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

**D.C. Characteristics**
 $T_a=25\text{ C}$ 

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		$V_{DD}$	Conditions				
$V_{DD}$	Operating Voltage			2.4		3.3	V
$I_{DD}$	Operating Current	3V	No load, $f_{SYS}=500\text{kHz}$		500		A
$I_{STB}$	Standby Current	3V	No load, HALT mode			1	A
$V_{IL}$	Input Low Voltage	3V		0		0.9	V
$V_{IH}$	Input High Voltage	3V		2.1		3.0	V
$I_{OL1}$	Port A, BZ and $\overline{BZ}$ Output Sink Current	3V	$V_{DD}=3V, V_{OL}=0.3V$	1.5	3.0		mA
$I_{OH1}$	Port A, BZ and $\overline{BZ}$ Output Source Current	3V	$V_{DD}=3V, V_{OH}=2.7V$	0.6	1.0		mA
$I_{OL2}$	Segment Output Sink Current	3V	$V_{LCD}=3V, V_{OL}=0.3V$	30	55		A
$I_{OH2}$	Segment Output Source Current	3V	$V_{LCD}=3V, V_{OH}=2.7V$	20	40		A
$R_{PH}$	Pull-high Resistance	3V	PS, PP, PM, INT, RES, TMCLK	30		300	k

**A.C. Characteristics**

Ta=25 C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
f <sub>SYS</sub>	System Clock	3V	R:620k ~36k	32		1000	kHz
f <sub>LCD</sub>	LCD Clock	3V			256*		Hz
t <sub>COM</sub>	LCD Common Period		1/3 duty		(1/f <sub>LCD</sub> ) 3		s
			1/4 duty		(1/f <sub>LCD</sub> ) 4		s
t <sub>CY</sub>	Cycle Time		f <sub>SYS</sub> =1.0MHz		4.0		s
f <sub>TIMER</sub>	Timer I/P Frequency (TMCLK)	3V		0		1000	kHz
t <sub>RES</sub>	Reset Pulse Width			5			ms
t <sub>INT</sub>	Interrupt Pulse Width			1			s
f <sub>SOUND</sub>	Sound Effect Clock				64 or 128 **		kHz

Notes:

\*: In general, f<sub>LCD</sub> is selected and optimized by Holtek depending upon f<sub>SYS</sub> and the operating voltage.

\*\* : Only these two clocking signal frequencies are supported by Holtek s sound library.

**Functional Description**

**Program counter – PC**

This counter addresses the program ROM and is arranged as a 12-bit binary counter from PC0 to PC11 of which contents specify a maximum of 4096 addresses. The program counter counts with an increment of 1 or 2 with each execution of an instruction.


When executing the jump instruction (JMP, JNZ, JC, JTMR,...), a subroutine call, initial reset, internal interrupt, external interrupt or returning from a subroutine, the program counter is loaded with the corresponding instruction data as shown in the table.

Note: P0~P11: Instruction code  
 @: PC11 keeps the current value  
 S0~S11: Stack register bits

**Program memory – ROM**

The program memory is the executable memory and is arranged in a 4096 8 bit format. The address is specified by the program counter (PC). Four special locations are reserved and described as follows:

- Location 0  
 Activating the processor  $\overline{RES}$  pin causes the first instruction to be fetched from location 0.
- Location 4  
 Contains the timer interrupt resulting from a TIMER overflow. If the interrupts are enabled it causes the program to jump to this subroutine.



**Location 8**  
 Activating the  $\overline{INT}$  input pin of the processor with the interrupts enabled causes the program to jump to this location.  
 Activating the PS, PP or PM input pins of the processor with the interrupts enabled during Halt mode also causes the program to jump to this location.

**Locations n00H to nFFH**  
 These are the 256 bytes of each page in the program memory. This area from n00H to nFFH and F00H to FFFH can be used as a look up table. Instructions such as READ R4A, READ MR0A, READF R4A, READF MR0A can read the table and transfer the contents of the table to ACC and R4 or to ACC and a data memory address specified by the register pair R1,R0. However as R1,R0 can only store 8 bits, these instructions cannot fully specify the full 12 bit

Mode	Program Counter											
	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0
Internal interrupt	0	0	0	0	0	0	0	0	0	1	0	0
External interrupt	0	0	0	0	0	0	0	0	1	0	0	0
Jump, call instruction	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Conditional branch	@	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

Program memory



program memory address. For this reason a jump instruction should first be used to place the program counter in the right page. The above instructions can then be used to read the look up table data.

Note that the page number n must be greater than zero as some locations in page 0 are reserved for specific usage. This area may function as a normal program memory when required.

The program memory mapping is shown in the diagram.

In the execution of an instruction the program counter is added before the execution phase, so careful manipulation of READ MR0A and READ R4A is needed in the page margin.

**Stack register**

The stack register is a group of registers used to save the contents of the program counter (PC) and is arranged in 13 bits 1 level. One bit is used to store the carry flag. An interrupt will force the contents of the PC and the carry flag onto the stack register. A subroutine call will also cause the PC contents to be pushed onto the stack; however the carry flag will not be stored. At the end of a subroutine or an interrupt (indicated by a return instruction RET or RETI), the contents of the stack register are returned to the PC.

Executing "RETI" instruction will restore the carry flag from the stack register, but RET does not.

**Working registers – R0, R1, R2, R3, R4**


There are five working registers (R0, R1, R2, R3, R4) used to store the frequently accessed intermediate results. Using the instructions INC Rn and DEC Rn, the working registers can increment (+1) or decrement ( -1). The JNZ Rn (n=0,1,4) instruction makes efficient use of the working registers as a program loop counter. The register pairs R0,R1 and R2,R3 are also used as a data memory pointer when the memory transfer instruction is executed.

**Data memory – RAM**

The static data memory (RAM) is arranged in 256 4 bit format and is used to store data. All of the data memory locations are indirectly addressable through the register pair R1,R0 or R3,R2; for example MOV A,[R3R2] or MOV [R3R2],A.

There are two areas in the data memory, the temporary data area and the display data area. Access to the temporary data area is from 00H to 7FH. Locations E0H to FFH represent the display data area. The locations between the temporary and display data areas are undefined and cannot be used.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals.



**Accumulator – ACC**

The accumulator is the most important data register in the processor. It is one of the sources of input to the ALU and the destination of the results of the operations performed in the ALU. Data to and from the I/O ports and memory also pass through the accumulator.

**Arithmetic and logic unit – ALU**

This circuit performs the following arithmetic and logic operations ...

- Add with or without carry
- Subtract with or without carry
- AND, OR, Exclusive-OR
- Rotate right, left through carry

BCD decimal adjust for addition  
 Increment, decrement  
 Data transfers  
 Branch decisions

The ALU not only outputs the results of data operations, but also sets the status of the carry flag (CF) in some instructions.

### Timer/counter

The HT1130 contains a programmable 8-bit count-up counter which can be used to count external events or as a clock to generate an accurate time base.

If the 8-bit timer clock is supplied by an external source from pin TMCLK then synchronization problems may occur when reading the data from the timer. It is therefore suggested that the timer is stopped before retrieving the data. The 8-bit counter will increment on the rising edge of the clock whether internally or externally generated.

The timer/counter may be set and read with software instructions and stopped by a hardware reset or a **TIMER OFF** instruction. To restart the timer, load the counter with the value XXH and then issue a **TIMER ON** instruction. Note that XX is the desired start count immediate value for 8 bits. Once the timer/counter is started, it increments to a maximum count of FFH and then overflows to zero (00H). It then continues to count until stopped by a **TIMER OFF** instruction or a reset.

The increment from the maximum count of FFH to a zero (00H) triggers a timer flag TF and an internal interrupt request. The interrupt may be enabled or disabled by executing the **EI** and **DI** instruction. If the interrupt is enabled, the timer overflow will cause a subroutine call to location 4. The state of the timer flag is also testable with the conditional jump instruction **JTMR**. The timer flag is cleared after the interrupt or the **JTMR** instruction is executed.

If an internal source is used, the frequency is determined by the system clock and the parameter n as defined in the equation. The frequency of the internal frequency source can be selected by mask option.

$$\text{TIMER Frequency clock} = \frac{\text{system clock}}{2^n}$$

where n=0, 1, 2 ...13 selectable by mask option

Note that n cannot have the value of 6, which is reserved for internal use.

### Interrupt

The HT1130 provides both internal and external interrupt modes. The **DI** and **EI** instructions are used to disable and enable the interrupts. When the **INT** pin is triggered on a high to low transition in the enable interrupt mode and the program is not within a **CALL** subroutine, the external interrupt is activated. This causes a subroutine call to location 8 and resets the interrupt latch.

Likewise when the timer flag is set in the enable interrupt mode and the program is not within a **CALL** subroutine the internal interrupt is activated. This causes a subroutine call to location 4 and resets the timer flag. If both external and internal interrupts arrive at the same time then the external interrupt will be serviced first.

When running under a **CALL** subroutine or **DI** the interrupt acknowledge is on hold until the **RET** or **EI** instruction is invoked. The **CALL** instruction should not be used within an interrupt routine as unpredictable result may occur. If within a **CALL** subroutine both internal and external interrupts occur, no matter what order they arrive in, the external interrupt will be serviced first after leaving the **CALL** subroutine. This also applies if the two interrupts arrive at the same time.

The interrupts are disabled by a hardware reset or a **DI** instruction. They remain disabled until the **EI** instruction is executed.

Each input port bit can be programmed by mask option to have an external interrupt function in the **HALT** mode.

### Initial reset

The HT1130 provides an  $\overline{\text{RES}}$  pin for system initialization. This pin is equipped with an internal pull high resistor and in combination with an external 0.1 ~1 F capacitor, provides an internal reset pulse of sufficient length to guarantee a reset to all internal circuits. If the reset pulse is generated externally, the  $\overline{\text{RES}}$  pin must be held low for at least 5ms. Normal circuit operation will not commence until the  $\overline{\text{RES}}$  pin returns high.

The reset performs the following functions:

- Sets the program counter PC to 000H
- Disables the interrupt mode
- Stops the timer
- Resets the timer and timer flag
- Clears the carry flag
- Sets the sound off and one sing mode
- Sets port A high or floating

### Halt

This is a special feature of the HT1130 to interrupt the chip's normal operation and reduce power consumption. When a HALT is executed the following happens ...

- The system clock will be stopped.
- The contents of the on-chip RAM and registers remain unchanged.
- All of the LCD segments and commons will have the VLCD voltage so the LCD becomes blank.

The halt status can be terminated by an external interrupt or a hardware reset.

In the HALT mode any bit of ports PP, PS, PM can be used as external interrupts set by mask option to wake-up the system. This signal is active on a low-going transition.

When the halt status is terminated by an external interrupt, the following procedure takes place ...

Case 1: If the system is in an interrupt-disable state before entering the halt state:

The instruction HALT is executed and the system enters a halt state

A falling edge transition on  $\overline{\text{INT}}$ , or on any of the wake up pins on ports PP, PS or PM, will awaken the system and return to the main program instruction following the HALT command.

An interrupt signal, whether caused by  $\overline{\text{INT}}$  or the ports PP, PS or PM, will be held until the system receives an enable interrupt command at which point the held interrupt will be serviced.

Case 2: If the system is in an interrupt enable state:

The instruction HALT is executed and the system enters a halt state

A falling edge transition on  $\overline{\text{INT}}$ , or on any of the wake up pins on ports PP, PS or PM, will awaken the system and execute the external interrupt subroutine

### Sound effects

The HT1130 includes sound effect circuitry which offers up to 16 sounds with 3 tones, boom and noise effects. Holtek supports a sound library which has melodies, alarms, machine guns etc..

Whenever the instruction "SOUND n" or "SOUND A" is executed, the specified sound will begin. Whenever "SOUND OFF" is executed, it terminates the singing sound immediately.

There are two singing modes, SONE mode and SLOOP mode activated by SOUND ONE and SOUND LOOP. In SONE mode the specified sound plays just once. In SLOOP mode the specified sound keeps re-playing.

Since sounds 0~11 contain 32 notes and sounds 12~15 contain 64 notes the latter possesses better sound than the former.

The frequency of the sound effect circuit can be selected by mask option.

Frequency of sound effect circuit =  $\frac{\text{system clock}}{2^m}$

where m=0, 1, 2, 3, 4, 5

Holtek's sound library supports only sound clock frequencies of 128K or 64K. To use Holtek's sound library, the proper system clock and mask option should be selected.


**LCD display memory**

As mentioned in the data memory section the LCD display memory is embedded in the data memory. It can be read and written to in the same way as normal data memory.


The figures show the mapping between the display memory and LCD pattern for the HT1130.

To turn the display on or off an I/O is written to the corresponding bit of the display memory.

The LCD display module may have any form as long as the number of commons does not exceed 4 and the number of segments does not exceed 32.



LCD display memory



LCD driver output

**LCD driver output**

All LCD segments are random after an initial clear. The bias voltage circuits of the LCD display is built-in and no external resistor is needed.

The output number of the HT1130 LCD driver is 32/4 which can directly drive an LCD with 1/4 (or 1/3 by mask option) duty cycle and 1/3 bias.


The frequency of the LCD driving clock is fixed at about 256Hz. This is set by Holtek according to the application and cannot be changed.

**Oscillator**

Only one external resistor is needed for the HT1130 oscillator circuit.

The system clock is also used as the reference signal of the LCD driving clock, sound effect clock and internal frequency source of the TIMER.

One HT1130 machine cycle consists of a sequence of four states numbered T1 to T4. Each state lasts for one oscillator period. The machine cycle is 4.0  $\mu$ s if the system frequency is up to 1.0MHz.




**Interfacing**

The HT1130 microcontroller communicate with the outside world through three 4-bit input ports PP, PS and PM and one 4-bit output port PA.


**Input ports – PP, PS, PM**

All ports can have internal pull high resistors determined by mask option. Every bit of the input ports PP, PS and PM can be specified to be a trigger source to wake up the HALT interrupt by mask option. A high to low transition on one of these pins will wake up the device from a HALT status.



**Output port – PA**

A mask option is available to select whether the output is a CMOS or open drain NMOS type. After an initial clear the output port PA defaults to be high for CMOS or floating for NMOS.



**Mask options**

The following options are available by mask option which must be selected prior to manufacturing.

4-bit input ports PP, PS and PM with or without pull high resistors.

Each bit of PP, PS and PM can wake up the processor from a HALT state.

Output Port PA as CMOS or open drain NMOS.

8-bit programmable timer with external clock or internal frequency source. Thirteen internal frequency sources are available to provide an internal clock. Note that a value of n=6 cannot be used for the devices. If the internal frequency sources are used as a clocking signal then TMCLK cannot be connected to a pull-high resistor

Six kinds of sound clock frequency:  
 $f_{SYS}/2^m$ , m=0, 1, 2, 3, 4, 5

Two kinds of LCD applications: 1/4 duty 1/3 bias or 1/3 duty 1/3 bias

**Software Tools**

To make the programming task easier and to reduce development time Holtek supplies a development system for the HT1130. The system runs under an IBM PC-XT/AT environment and consists of both a hardware emulation board and a suite of programs including powerful debug functions. The user can download the code from the PC to the emulation board for verification. The main features of the system are as follows.

Can incorporate the user's text editor or word processor with Holtek's cross assembler to form an integrated development system

Supports mouse functions with its window based human interface

Performs stand-alone operation for demonstration purposes

Auto-executes self test function at every power on reset

Provides symbolic debugging capabilities

User defined mask options

RC with variable resistor

Displays and modifies registers, carry flag, timer, port output level and internal RAM

Single instruction stepping


Jumps unconditionally to any address and halts anytime during execution

Provides up to 8 breakpoint settings

Real time 255 forward step or 256 backward step trace

After program verification on the emulation board the customer supplies Holtek with the verified code prior to manufacturing.

**Application Circuits**



Notes: R\*: Depends on the required system clock frequency (R=36k ~620k , at VDD=3V).

\*\* : Timer clock may come from an external or internal frequency source.

**Instruction Set Summary**

<b>Mnemonic</b>	<b>Description</b>	<b>Byte</b>	<b>Cycle</b>	<b>CF</b>
<b>Arithmetic</b>				
ADD A,[R1R0]	Add data memory to ACC	1	1	
ADC A,[R1R0]	Add data memory with carry to ACC	1	1	
SUB A,[R1R0]	Subtract data memory from ACC	1	1	
SBC A,[R1R0]	Subtract data memory from ACC with borrow	1	1	
ADD A,XH	Add immediate data to ACC	2	2	
SUB A,XH	Subtract immediate data from ACC	2	2	
DAA	Decimal adjust ACC for addition	1	1	
<b>Logic Operation</b>				
AND A,[R1R0]	AND data memory to ACC	1	1	
OR A,[R1R0]	OR data memory to ACC	1	1	
XOR A,[R1R0]	Exclusive-OR data memory to ACC	1	1	
AND [R1R0],A	AND ACC to data memory	1	1	
OR [R1R0],A	OR ACC to data memory	1	1	
XOR [R1R0],A	Exclusive-OR ACC to data memory	1	1	
AND A,XH	AND immediate data to ACC	2	2	
OR A,XH	OR immediate data to ACC	2	2	
XOR A,XH	Exclusive-OR immediate data to ACC	2	2	
<b>Increment and Decrement</b>				
INC A	Increment ACC	1	1	
INC Rn	Increment register, n=0~4	1	1	
INC [R1R0]	Increment data memory	1	1	
INC [R3R2]	Increment data memory	1	1	
DEC A	Decrement ACC	1	1	
DEC Rn	Decrement register, n=0~4	1	1	
DEC [R1R0]	Decrement data memory	1	1	
DEC [R3R2]	Decrement data memory	1	1	
<b>Data Move</b>				
MOV A,Rn	Move register to ACC, n=0~4	1	1	
MOV Rn,A	Move ACC to register, n=0~4	1	1	
MOV A,[R1R0]	Move data memory to ACC	1	1	
MOV A,[R3R2]	Move data memory to ACC	1	1	
MOV [R1R0],A	Move ACC to data memory	1	1	
MOV [R3R2],A	Move ACC to data memory	1	1	
MOV A,XH	Move immediate data to ACC	1	1	
MOV R1R0,XXH	Move immediate data to R1 and R0	2	2	
MOV R3R2,XXH	Move immediate data to R3 and R2	2	2	
MOV R4,XXH	Move immediate data to R4	2	2	



Mnemonic	Description	Byte	Cycle	CF
Rotate				
RL A	Rotate ACC left	1	1	
RLC A	Rotate ACC left through the carry	1	1	
RR A	Rotate ACC right	1	1	
RRC A	Rotate ACC right through the carry	1	1	
Input and Output				
IN A,Pi	Input port-i to ACC, port-i=PM, PS, PP	1	1	
OUT PA,A	Output ACC to port-A	1	1	
Branch				
JMP addr	Jump unconditionally	2	2	
JC addr	Jump on carry=1	2	2	
JNC addr	Jump on carry=0	2	2	
JTMR addr	Jump on timer overflow	2	2	
JAn addr	Jump on ACC bit n=1	2	2	
JZ A,addr	Jump on ACC is zero	2	2	
JNZ A,addr	Jump on ACC is not zero	2	2	
JNZ Rn,addr	Jump on register Rn not zero, n=0,1,4	2	2	
Subroutine				
CALL addr	Subroutine call	2	2	
RET	Return from subroutine or interrupt	1	1	
RETI	Return from interrupt service routine	1	1	
Flag				
CLC	Clear carry flag	1	1	0
STC	Set carry flag	1	1	1
EI	Enable interrupt	1	1	
DI	Disable interrupt	1	1	
NOP	No operation	1	1	
Timer				
TIMER XXH	Set 8 bits immediate data to TIMER	2	2	
TIMER ON	Set TIMER start counting	1	1	
TIMER OFF	Set TIMER stop counting	1	1	
MOV A,TMRL	Move low nibble of TIMER to ACC	1	1	
MOV A,TMRH	Move high nibble of TIMER to ACC	1	1	
MOV TMRL,A	Move ACC to low nibble of TIMER	1	1	
MOV TMRH,A	Move ACC to high nibble of TIMER	1	1	

<b>Mnemonic</b>	<b>Description</b>	<b>Byte</b>	<b>Cycle</b>	<b>CF</b>
Table Read				
READ R4A	Read ROM code of current page to R4 and ACC	1	2	
READ MR0A	Read ROM code of current page to M(R1,R0), ACC	1	2	
READF R4A	Read ROM code of page F to R4 and ACC	1	2	
READF MR0A	Read ROM code of page F to M(R1,R0),ACC	1	2	
Sound Control				
SOUND n	Activate SOUND channel n	2	2	
SOUND A	Activate SOUND channel with ACC	1	1	
SOUND ONE	Turn on SOUND one cycle	1	1	
SOUND LOOP	Turn on SOUND repeat cycle	1	1	
SOUND OFF	Turn off SOUND	1	1	
Miscellaneous				
HALT	Enter power down mode	2	2	

**Instruction Definitions**

<b>ADC A,[R1R0]</b>	Add data memory contents and carry to the accumulator
Machine code	0 0 0 0 1 0 0 0
Description	The contents of the data memory addressed by the register pair "R1,R0" and the carry are added to the accumulator. Carry is affected.
Operation	ACC ACC+M(R1,R0)+CF
<b>ADD A,XH</b>	Add immediate data to the accumulator
Machine code	0 1 0 0 0 0 0 0 0 0 0 0 d d d d
Description	The specified data is added to the accumulator. Carry is affected.
Operation	ACC ACC+XH
<b>ADD A,[R1R0]</b>	Add data memory contents to the accumulator
Machine code	0 0 0 0 1 0 0 1
Description	The contents of the data memory addressed by the register pair "R1,R0" is added to the accumulator. Carry is affected.
Operation	ACC ACC+M(R1,R0)
<b>AND A,XH</b>	Logical AND immediate data to accumulator
Machine code	0 1 0 0 0 0 1 0 0 0 0 0 d d d d
Description	Data in the accumulator is logical AND with the immediate data specified by the code.
Operation	ACC ACC "AND" XH
<b>AND A,[R1R0]</b>	Logical AND accumulator with data memory
Machine code	0 0 0 1 1 0 1 0
Description	Data in the accumulator is logical AND with the data memory addressed by the register pair "R1,R0" Operation
	ACC ACC "AND" M(R1,R0)
<b>AND [R1R0],A</b>	Logical AND data memory with accumulator
Machine code	0 0 0 1 1 1 0 1
Description	Data in the data memory addressed by the register pair "R1,R0" is logical AND with the accumulator
Operation	M(R1,R0) M(R1,R0) "AND" ACC

<b>CALL address</b>	Subroutine call
Machine code	1 1 1 1 a a a a a a a a a a
Description	The program counter bits 0~11 are saved in the stack and the specified address loaded into the program counter.
Operation	Stack PC+2 PC address
<b>CLC</b>	Clear carry flag
Machine code	0 0 1 0 1 0 1 0
Description	The carry flag is reset to zero.
Operation	CF 0
<b>DAA</b>	Decimal-Adjust accumulator
Machine code	0 0 1 1 0 1 1 0
Description	The accumulator value is adjusted to BCD (Binary Code Decimal), if the contents of the accumulator is greater than 9 or CF (Carry flag) is 1.
Operation	If ACC>9 or CF=1 then ACC ACC+6, CF 1 else ACC ACC, CF CF
<b>DEC A</b>	Decrement accumulator
Machine code	0 0 1 1 1 1 1 1
Description	Data in the accumulator is decremented by 1. Carry flag is not affected.
Operation	ACC ACC 1
<b>DEC Rn</b>	Decrement register
Machine code	0 0 0 1 n n n 1
Description	Data in the working register "Rn" is decremented by 1. Carry flag is not affected.
Operation	Rn Rn 1; Rn=R0,R1,R2,R3, R4, for n=0, 1, 2, 3, 4
<b>DEC [R1R0]</b>	Decrement data memory
Machine code	0 0 0 0 1 1 0 1
Description	Data in the data memory specified by the register pair "R1,R0" is decremented by 1. Carry flag is not affected.
Operation	M(R1,R0) M(R1,R0) 1

<b>DEC [R3R2]</b>	Decrement data memory
Machine code	0 0 0 0 1 1 1 1
Description	Data in the data memory specified by the register pair "R3,R2" is decremented by 1. Carry flag is not affected.
Operation	M(R3,R2) M(R3,R2) 1
<b>DI</b>	Disable interrupt
Machine code	0 0 1 0 1 1 0 1
Description	Internal time-out interrupt and external interrupt are disabled.
<b>EI</b>	Enable interrupt
Machine code	0 0 1 0 1 1 0 0
Description	Internal time-out interrupt and external interrupt are enabled.
<b>HALT</b>	Halt system clock
Machine code	0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0
Description	Turn off system clock, and enter power down mode.
Operation	PC PC+2
<b>IN A,Pi</b>	Input port to accumulator
Machine code	PM 0 0 1 1 0 0 1 0 PS 0 0 1 1 0 0 1 1 PP 0 0 1 1 0 1 0 0
Description	The data on port "Pi" is transferred to the accumulator.
Operation	ACC Pi; Pi=PM, PS or PP
<b>INC A</b>	Increment accumulator
Machine code	0 0 1 1 0 0 0 1
Description	Data in the accumulator is incremented by 1. Carry flag is not affected.
Operation	ACC ACC+1
<b>INC Rn</b>	Increment register
Machine code	0 0 0 1 n n n 0
Description	Data in the working register "Rn" is incremented by 1. Carry flag is not affected.
Operation	Rn Rn+1; Rn=R0~R4 for n=0~4

<b>INC [R1R0]</b>	Increment data memory
Machine code	0 0 0 0 1 1 0 0
Description	Data in the data memory specified by the register pair "R1,R0" is incremented by 1. Carry flag is not affected.
Operation	M(R1,R0) M(R1,R0)+1
<b>INC [R3R2]</b>	Increment data memory
Machine code	0 0 0 0 1 1 1 0
Description	Data memory specified by the register pair "R3,R2" is incremented by 1. Carry flag is not affected.
Operation	M(R3,R2) M(R3,R2)+1
<b>JAn address</b>	Jump if accumulator bit n is set
Machine code	1 0 0 n n a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address but bit 11 of the program counter is unaffected, if accumulator bit n is set to 1.
Operation	PC (bit 0~10) address, if ACC bit n=1(n=0~3) PC PC+2, if ACC bit n=0
<b>JC address</b>	Jump if carry is set
Machine code	1 1 0 0 0 a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address but bit 11 of the program counter is unaffected, if the CF (Carry flag) is set to 1.
Operation	PC (bit 0~10) address, if CF=1 PC PC+2, if CF=0
<b>JMP address</b>	Direct jump
Machine code	1 1 1 0 a a a a a a a a a a
Description	Bits 0~11 of the program counter are replaced with the directly-specified address.
Operation	PC address
<b>JNC address</b>	Jump if carry is not set
Machine code	1 1 0 0 1 a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address and bit 11 of the program counter is unaffected, if the CF (Carry flag) is set to 0.
Operation	PC (bit 0~10) address, if CF=0 PC PC+2, if CF=1

<b>JNZ A,address</b>	Jump if accumulator is not 0
Machine code	1 0 1 1 1 a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address but bit 11 of the program counter is unaffected, if the accumulator is not 0.
Operation	PC (bit 0~10) address, if ACC ≠ 0 PC PC+2, if ACC=0
<b>JNZ Rn,address</b>	Jump if register is not 0
Machine code	R0 1 0 1 0 0 a a a a a a a a a R1 1 0 1 0 1 a a a a a a a a a R4 1 1 0 1 1 a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address but bit 11 of the program counter is unaffected, if the register is not 0.
Operation	PC (bit 0~10) address, if Rn ≠ 0; Rn=R0, R1, R4 PC PC+2, if Rn=0
<b>JTMR address</b>	Jump if time-out
Machine code	1 1 0 1 0 a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address but bit 11 of the program counter is unaffected, if the TF (Timer flag) is set to 1.
Operation	PC (bit 0~10) address, if TF=1 PC PC+2, if TF=0
<b>JZ A,address</b>	Jump if accumulator is 0
Machine code	1 0 1 1 0 a a a a a a a a a
Description	Bits 0~10 of the program counter are replaced with the directly-specified address but bit 11 of the program counter is unaffected, if the accumulator is 0.
Operation	PC (bit 0~10) address, if ACC=0 PC PC+2, if ACC ≠ 0
<b>MOV A,Rn</b>	Move register to accumulator
Machine code	0 0 1 0 n n n 1
Description	Data in the working register "Rn" is moved to the accumulator.
Operation	ACC Rn; Rn=R0~R4, for n=0~4

<b>MOV A,TMRH</b>	Move timer high nibble to accumulator
Machine code	0 0 1 1 1 0 1 1
Description	The high nibble data of the timer counter is loaded to the accumulator.
Operation	ACC   TIMER (high nibble)
<b>MOV A,TMRL</b>	Move timer low nibble to accumulator
Machine code	0 0 1 1 1 0 1 0
Description	The low nibble data of the timer counter is loaded to the accumulator.
Operation	ACC   TIMER (low nibble)
<b>MOV A,XH</b>	Move immediate data to accumulator
Machine code	0 1 1 1 d d d d
Description	The 4-bit data specified by the code is loaded to the accumulator.
Operation	ACC   XH
<b>MOV A,[R1R0]</b>	Move data memory to accumulator
Machine code	0 0 0 0 0 1 0 0
Description	Data in the data memory specified by the register pair "R1,R0" is moved to the accumulator.
Operation	ACC   M(R1,R0)
<b>MOV A,[R3R2]</b>	Move data memory to accumulator
Machine code	0 0 0 0 0 1 1 0
Description	Data in the data memory specified by the register pair "R3,R2" is moved to the accumulator.
Operation	ACC   M(R3,R2)
<b>MOV R1R0,XXH</b>	Move immediate data to R1 and R0
Machine code	0 1 0 1 d d d d   0 0 0 0 d d d d
Description	The 8-bit data specified by the code is loaded to the working registers R1 and R0, the high nibble of the data is loaded to R1, and the low nibble to R0.
Operation	R1   XH (high nibble) R0   XH (low nibble)
<b>MOV R3R2,XXH</b>	Move immediate data to R3 and R2
Machine code	0 1 1 0 d d d d   0 0 0 0 d d d d
Description	The 8-bit data specified by the code is loaded to the working registers R3 and R2, the high nibble of the data is loaded to R3, and the low nibble to R2.
Operation	R3   XH (high nibble) R2   XH (low nibble)



<b>MOV R4,XH</b>	Move immediate data to R4
Machine code	0 1 0 0 0 1 1 0    0 0 0 0 d d d d
Description	The 4-bit data specified by the code is loaded to the working register R4.
Operation	R4    XH
<b>MOV Rn,A</b>	Move accumulator to register
Machine code	0 0 1 0 n n n 0
Description	Data in the accumulator is moved to the working register "Rn".
Operation	Rn    ACC; Rn=R0~R4, for n=0~4
<b>MOV TMRH,A</b>	Move accumulator to timer high nibble
Machine code	0 0 1 1 1 1 0 1
Description	The contents of the accumulator is loaded to the high nibble of the timer counter.
Operation	TIMER(high nibble)    ACC
<b>MOV TMRL,A</b>	Move accumulator to timer low nibble
Machine code	0 0 1 1 1 1 0 0
Description	The contents of the accumulator is loaded to the low nibble of the timer counter.
Operation	TIMER(low nibble)    ACC
<b>MOV [R1R0],A</b>	Move accumulator to data memory
Machine code	0 0 0 0 0 1 0 1
Description	Data in the accumulator is moved to the data memory specified by the register pair "R1,R0".
Operation	M(R1,R0)    ACC
<b>MOV [R3R2],A</b>	Move accumulator to data memory
Machine code	0 0 0 0 0 1 1 1
Description	Data in the accumulator is moved to the data memory specified by the register pair "R3,R2".
Operation	M(R3,R2)    ACC
<b>NOP</b>	No operation
Machine code	0 0 1 1 1 1 1 0
Description	Do nothing, but one instruction cycle is delayed.

<b>OR A,XH</b>	Logical OR immediate data to accumulator
Machine code	0 1 0 0 0 1 0 0    0 0 0 0 d d d d
Description	Data in the accumulator is logical OR with the immediate data specified by the code.
Operation	ACC    ACC "OR" XH
<b>OR A,[R1R0]</b>	Logical OR accumulator with data memory
Machine code	0 0 0 1 1 1 0 0
Description	Data in the accumulator is logical OR with the data memory addressed by the register pair "R1,R0".
Operation	ACC    ACC "OR" M(R1,R0)
<b>OR [R1R0],A</b>	Logically OR data memory with accumulator
Machine code	0 0 0 1 1 1 1 1
Description	Data in the data memory addressed by the register pair "R1,R0" is logical OR with the accumulator.
Operation	M(R1,R0)    M(R1,R0) "OR" ACC
<b>OUT PA,A</b>	Output accumulator data to port A
Machine code	0 0 1 1 0 0 0 0
Description	The data in the accumulator is transferred to port PA and latched.
Operation	PA    ACC
<b>READ MR0A</b>	Read ROM code of current page to M(R1,R0) and ACC
Machine code	0 1 0 0 1 1 1 0
Description	The 8-bit ROM code (current page) addressed by ACC and R4 is moved to the data memory M(R1,R0) and the accumulator. The high nibble of the ROM code is loaded to M(R1,R0) and the low nibble of the ROM code is loaded to the accumulator. The address of the ROM code is specified as below: Current page    ROM code address bit 11~8 ACC    ROM code address bit 7~4 R4    ROM code address bit 3~0
Operation	M(R1,R0)    ROM code (high nibble) ACC    ROM code (low nibble)

<b>READ R4A</b>	Read ROM code of current page to R4 and accumulator
Machine code	0 1 0 0 1 1 0 0
Description	The 8-bit ROM code (current page) addressed by ACC and M(R1,R0) is moved to the working register R4 and the accumulator. The high nibble of the ROM code is loaded to R4 and the low nibble of the ROM code is loaded to the accumulator. The address of the ROM code is specified as below: Current page ROM code address bit 11~8 ACC ROM code address bit 7~4 M(R1,R0) ROM code address bit 3~0
Operation	R4 ROM code (high nibble) ACC ROM code (low nibble)
<b>READF MR0A</b>	Read ROM Code of page F to M(R1,R0) and ACC
Machine code	0 1 0 0 1 1 1 1
Description	The 8-bit ROM code (page F) addressed by ACC and R4 is moved to the data memory M(R1,R0) and the accumulator. The high nibble of the ROM code is loaded to M(R1,R0) and the low nibble of the ROM code is loaded to the accumulator. Page F ROM code address bit 11~8 are "1111" ACC ROM code address bit 7~4 R4 ROM code address bit 3~0
Operation	M(R1,R0) high nibble of ROM code (page F) ACC low nibble of ROM code (page F)
<b>READF R4A</b>	Read ROM code of page F to R4 and accumulator
Machine code	0 1 0 0 1 1 0 1
Description	The 8-bit ROM code (page F) addressed by ACC and M(R1,R0) is moved to the working register R4 and the accumulator. The high nibble of the ROM code is loaded to R4 and the low nibble of the ROM code is loaded to the accumulator. Page F ROM code address bit 11~8 are "1111" ACC ROM code address bit 7~4 M(R1,R0) ROM code address bit 3~0
Operation	R4 high nibble of ROM code (page F) ACC low nibble of ROM code (page F)
<b>RET</b>	Return from subroutine or interrupt
Machine code	0 0 1 0 1 1 1 0
Description	The program counter bits 0~11 are restored from the stack.
Operation	PC Stack

<b>RETI</b>	Return from interrupt subroutine
Machine code	0 0 1 0 1 1 1 1
Description	The program counter bits 0~11 are restored from the stack. The carry flag before entering the interrupt service routine is restored.
Operation	PC    Stack CF    CF (before interrupt service routine)
<b>RL A</b>	Rotate accumulator left
Machine code	0 0 0 0 0 0 0 1
Description	The contents of the accumulator are rotated left 1 bit. Bit 3 is rotated to both bit 0 and the carry flag.
Operation	An+1    An, An: accumulator bit n (n=0, 1, 2) A0    A3 CF    A3
<b>RLC A</b>	Rotate accumulator left through carry
Machine code	0 0 0 0 0 0 1 1
Description	The contents of the accumulator are rotated left 1 bit. Bit 3 replaces the carry bit, which is rotated into the bit 0 position.
Operation	An+1    An, An: Accumulator bit n (n=0, 1, 2) A0    CF CF    A3
<b>RR A</b>	Rotate accumulator right
Machine code	0 0 0 0 0 0 0 0
Description	The contents of the accumulator are rotated right 1 bit. Bit 0 is rotated to both bit 3 and the carry flag.
Operation	An    An+1, An: Accumulator bit n (n=0, 1, 2) A3    A0 CF    A0
<b>RRC A</b>	Rotate accumulator right through carry
Machine code	0 0 0 0 0 0 1 0
Description	The contents of the accumulator are rotated right 1 bit. Bit 0 replaces the carry bit, which bit is rotated into the bit 3 position.
Operation	An    An+1, An: Accumulator bit n (n=0,1,2) A3    CF CF    A0

<b>SBC A,[R1R0]</b>	Subtract data memory contents and carry from ACC
Machine code	0 0 0 0 1 0 1 0
Description	The contents of the data memory addressed by the register pair "R1,R0" and the complement of the carry are subtracted from the accumulator. Carry is set if a borrow does not take place in subtraction; otherwise carry is cleared.
Operation	ACC ACC+ $\overline{M(R1,R0)}$ +CF
<b>SOUND A</b>	Activate SOUND channel with accumulator
Machine code	0 1 0 0 1 0 1 1
Description	The activated sound begins playing in accordance with the contents of the accumulator when the specified sound channel is matched.
<b>SOUND LOOP</b>	Turn on sound repeat cycle
Machine code	0 1 0 0 1 0 0 1
Description	The activated sound plays repeatedly.
<b>SOUND OFF</b>	Turn off sound
Machine code	0 1 0 0 1 0 1 0
Description	The activated sound will terminate immediately.
<b>SOUND ONE</b>	Turn on sound 1 cycle
Machine code	0 1 0 0 1 0 0 0
Description	The activated sound plays once.
<b>SOUND n</b>	Activate SOUND channel n
Machine code	0 1 0 0 0 1 0 1 0 0 0 0 n n n n
Description	The specified sound begins playing and overwrites the previous activated sound (n=0~15).
<b>STC</b>	Set carry flag
Machine code	0 0 1 0 1 0 1 1
Description	The carry flag is set to 1.
Operation	CF 1
<b>SUB A,XH</b>	Subtract immediate data from accumulator
Machine code	0 1 0 0 0 0 0 1 0 0 0 0 d d d d
Description	The specified data is subtracted from the accumulator. Carry is set if a borrow does not take place in subtraction; otherwise carry is cleared.
Operation	ACC ACC+ $\overline{XH}$ +1

<b>SUB A,[R1R0]</b>	Subtract data memory contents from accumulator
Machine code	0 0 0 0 1 0 1 1
Description	The contents of the data memory addressed by the register pair "R1,R0" is subtracted from the accumulator. Carry is set if a borrow does not take place in subtraction; otherwise carry is cleared.
Operation	ACC ACC+ $\overline{M(R1,R0)}$ +1
<b>TIMER OFF</b>	Set timer to stop counting
Machine code	0 0 1 1 1 0 0 1
Description	The timer stops counting, when the "TIMER OFF" instruction is executed.
<b>TIMER ON</b>	Set timer to start counting
Machine code	0 0 1 1 1 0 0 0
Description	The timer starts counting, when the "TIMER" ON instruction is executed.
<b>TIMER XXH</b>	Set immediate data to timer counter
Machine code	0 1 0 0 0 1 1 1 d d d d d d d
Description	The 8-bit data specified by the code is loaded to the timer counter.
Operation	TIMER XXH
<b>XOR A,XH</b>	Logical XOR immediate data to accumulator
Machine code	0 1 0 0 0 0 1 1 0 0 0 0 d d d d
Description	Data in the accumulator is Exclusive-OR with the immediate data specified by the code.
Operation	ACC ACC "XOR" XH
<b>XOR A,[R1R0]</b>	Logical XOR accumulator with data memory
Machine code	0 0 0 1 1 0 1 1
Description	Data in the accumulator is Exclusive-OR with the data memory addressed by the register pair "R1,R0".
Operation	ACC ACC "XOR" M(R1,R0)
<b>XOR [R1R0],A</b>	Logical XOR data memory with accumulator
Machine code	0 0 0 1 1 1 1 0
Description	Data in the data memory addressed by the register pair "R1,R0" is logically Exclusive-OR with the accumulator.
Operation	M(R1,R0) M(R1,R0) "XOR" ACC

**Holtek Semiconductor Inc. (Headquarters)**

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.  
Tel: 886-3-563-1999  
Fax: 886-3-563-1189

**Holtek Semiconductor Inc. (Taipei Office)**

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.  
Tel: 886-2-2782-9635  
Fax: 886-2-2782-9636  
Fax: 886-2-2782-7128 (International sales hotline)

**Holtek Microelectronics Enterprises Ltd.**

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong  
Tel: 852-2-745-8288  
Fax: 852-2-742-8657

Copyright 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.