查询ADC12130供应商



June 1999

National Semiconductor

ADC12130/ADC12132/ADC12138 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

General Description

The ADC12130, ADC12132 and ADC12138 are 12-bit plus sign successive approximation A/D converters with serial I/O and configurable input multiplexer. The ADC12132 and ADC12138 have a 2 and an 8 channel multiplexer, respectively. The differential multiplexer outputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12130 has a two channel multiplexer with the multiplexer outputs and A/D inputs internally connected. The ADC12130 family is tested with a 5 MHz clock. On request, these A/Ds go through a self calibration process that adjusts linearity, zero and full-scale errors to typically less than ±1 LSB each.

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudo-differential modes. A fully differential unipolar analog input range (0V to +5V) can be accommodated with a single +5V supply. In the differential modes, valid outputs are obtained even when the negative inputs are greater than the positive because of the 12-bit plus sign output data format. The serial I/O is configured to comply with the NSC MI-CROWIRE[™]. For voltage references, see the LM4040 or LM4041.

Features

- Serial I/O (MICROWIRE, SPI and QSPI Compatible)
- 2 or 8 channel differential or single-ended multiplexer
- Analog input sample/hold function
- Power down mode
- Programmable acquisition time
- Variable digital output word length and format
- No zero or full scale adjustment required
- OV to 5V analog input range with single 5V power supply

Key Specifications

- Resolution: 12-bit plus sign
- 12-bit plus sign conversion time: 8.8 µs (max)
- 12-bit plus sign throughput time: 14 µs (max)
- Integral linearity error: ±2 LSB (max)
- Single supply: 3.3V or 5V ±10%


Power dissipation

- 3.3V
- 3.3V power down - 5V
- 5V – 5V power down

Applications

- Pen-based computers
- Digitizers
- Global positioning systems

ADC12138 Simplified Block Diagram





15 mW (max)

33 mW (max)


100 µW (typ)

40 µW (typ)

ot 我已PDF 维库一下 pdf.dzsc.com

© 1999 National Semiconductor Corporation DS012079

www.national.com



CCLK	The clock applied to this input controls the su- cessive approximation conversion time interval and the acquisition time. The rise and fall times of the clock edges should not exceed 1 µs.	
SCLK	This is the serial data clock input. The clock applied to this input controls the rate at which the serial data exchange occurs. The rising edge loads the information on the DI pin into the multiplexer address and mode select shift register. This address controls which channel of the analog input multiplexer (MUX) is selected and the mode of operation for the A/D. With \overline{CS} low, the falling edge of SCLK shifts	D
	the data resulting from the previous ADC con- version out on DO, with the exception of the first bit of data. When \overline{CS} is low continuously, the first bit of the data is clocked out on the ris-	0
	ing edge of EOC (end of conversion). When \overline{CS} is toggled, the falling edge of \overline{CS} always clocks out the first bit of data. \overline{CS} should be brought low when SCLK is low. The rise and fall times of the clock edges should not exceed 1 µs.	C
DI	his is the serial data input pin. The data applied to this pin is shifted by the rising edge of SCLK into the multiplexer address and mode select register. <i>Table 2</i> through <i>Table 4</i> show the assignment of the multiplexer address and the mode select data.	
DO	The data output pin. This pin is an active push/ pull output when \overline{CS} is low. When \overline{CS} is high, this output is TRI-STATE. The A/D conversion result (DB0–DB12) and converter status data are clocked out by the falling edge of SCLK on this pin. The word length and format of this re-	PI
	sult can vary (see <i>Table 1</i>). The word length and format are controlled by the data shifted into the multiplexer address and mode select register (see <i>Table 4</i>).	CI
EOC	This pin is an active push/pull output and indi- cates the status of the ADC12130/2/8. When low, it signals that the A/D is busy with a con- version, auto-calibration, auto-zero or power down cycle. The rising edge of EOC signals the end of one of these cycles.	
CS	This is the chip select pin. When a logic low is applied to this pin, the rising edge of SCLK shifts the data on DI into the address register. This low also brings DO out of TRI-STATE.	C
	With \overline{CS} low, the falling edge of SCLK shifts	Μ
	the data resulting from the previous ADC con- version out on DO, with the exception of the	Μ
	first bit of data. When \overline{CS} is low continuously,	A/
	the first bit of the data is clocked out on the ris- ing edge of EOC (end of conversion). When \overline{CS} is toggled, the falling edge of \overline{CS} always clocks out the first bit of data. \overline{CS} should be brought low when SCLK is low. The falling edge of \overline{CS} resets a conversion in progress and starts the sequence for a new conversion.	A/
	When \overline{CS} is brought back low during a conversion, that conversion is prematurely terminated. The data in the output latches may be corrupted. Therefore, when \overline{CS} is brought back	V

low during a conversion in progress the data output at that time should be ignored. \overline{CS} may also be left continuously low. In this case it is imperative that the correct number of SCLK pulses be applied to the ADC in order to remain synchronous. After the ADC supply power is applied it expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC expects is the same as the digital output word length. This word length can be modified by the data shifted in on the DO pin. *Table 4* details the data required.

- OR This is the data output ready pin. This pin is an active push/pull output. It is low when the conversion result is being shifted out and goes high to signal that all the data has been shifted out.
- A logic low is required on this pin to program any mode or change the ADC's configuration as listed in the Mode Programming Table (Table 4) such as 12-bit conversion, Auto Cal, Auto Zero etc. When this pin is high the ADC is placed in the read data only mode. While in the read data only mode, bringing CS low and pulsing SCLK will only clock out on DO any data stored in the ADCs output shift register. The data on DI will be neglected. A new conversion will not be started and the ADC will remain in the mode and/or configuration previously programmed. Read data only cannot be performed while a conversion, Auto-Cal or Auto-Zero are in progress.
- D This is the power down pin. When PD is high the A/D is powered down; when PD is low the A/D is powered up. The A/D takes a maximum of 700 µs to power up after the command is given.
- CH0–CH7 These are the analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of SCLK into the address register (see *Table 2* and *Table 3*).

The voltage applied to these inputs should not exceed V_A + or go below GND. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.

OM This pin is another analog input pin. It is used as a pseudo ground when the analog multiplexer is single-ended.

MUXOUT1, These are the multiplexer output MUXOUT2 pins.

A/DIN1, These are the converter input pins. MUXOUT1 is usually tied to A/DIN1. MUXOUT2 is usually tied to A/DIN2. If external circuitry is placed between MUXOUT1 and A/DIN1, or MUXOUT2 and A/DIN2 it may be necessary to protect these pins. The voltage at these pins should not exceed V_A^+ or go below AGND (see *Figure 5*).

REF⁺ This is the positive analog voltage reference input. In order to maintain accuracy, the voltage range of V_{REF} ($V_{REF} = V_{REF} - V_{REF}$) is

Pin Descriptions (Continued)

1 V_{DC} to 5.0 V_{DC} and the voltage at $V_{\text{REF}}\text{+}$ cannot exceed $V_{\text{A}}\text{+}.$ See Figure 6 for recommended bypassing.

 V_{REF} -

The negative voltage reference input. In order to maintain accuracy, the voltage at this pin must not go below GND or exceed V_A +. (See *Figure 6*).

This is the analog ground pin (see *Figure 6*).

AGND

Absolute Maximum Ra	atings (Notes 1, 2)	Storage Temperature	–65°C to +150°C
If Military/Aerospace specified of please contact the National Semicor	onductor Sales Office/	Operating Ratings (Notes	1, 2)
Distributors for availability and sp Positive Supply Voltage $(V^+ = V_A + = V_D +)$ Voltage at Inputs and Outputs except CH0-CH7 and COM Voltage at Analog Inputs CH0-CH7 and COM $ V_A + - V_D + $ Input Current at Any Pin (Note 3) Package Input Current (Note 3)	6.5V -0.3V to V ⁺ +0.3V GND -5V to V ⁺ +5V 300 mV ±30 mA ±120 mA	Operating Temperature Range ADC12130CIN, ADC12130CIWM, ADC12132CIMSA, ADC12138CIMSA, ADC12138CIN, ADC12138CIWM Supply Voltage ($V^+ = V_A + = V_D +)$ $ V_A + - V_D + $ $V_{REF} + V_{REF} - V_{REF}$	$\begin{split} T_{MIN} &\leq T_A \leq T_{MAX} \\ -40^\circ C &\leq T_A \leq +85^\circ C \\ &+3.0V \text{ to } +5.5V \\ &\leq 100 \text{ mV} \\ &0V \text{ to } V_A + \\ &0V \text{ to } V_{REF} + \\ &1V \text{ to } V_A + \end{split}$
Package Dissipation at $T_A = 25^{\circ}C$ (Note 4) ESD Susceptability (Note 5) Human Body Model Soldering Information N Packages (10 seconds)	500 mW 1500∨ 260°C	$\frac{(V_{REF}^{+} + V_{REF}^{-})}{2}$ A/DIN1, A/DIN2, MUXOUT1 and MUXOUT2 Voltage Range A/D IN Common Mode Voltage Range	0.1 V _A + to 0.6 V _A + 0V to V _A +
SO Package (Note 6): Vapor Phase (60 seconds) Infrared (15 seconds)	215°C 220°C	$\frac{(V_{IN}^+ + V_{IN}^-)}{2}$	0V to V_A +

Converter Electrical Characteristics

· ·

The following specifications apply for $(V^+ = V_A + = V_D + = +5V, V_{REF} + = +4.096V)$, and fully differential input with fixed 2.048V common-mode voltage) or $(V^+ = V_A + = V_D + = 3.3V), V_{REF} + = 2.5V$ and fully-differential input with fixed 1.250V common-mode voltage), $V_{REF} - = 0V$, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}^- and $V_{REF}^+ \le 25\Omega$, $f_{CK} = f_{SK} = 5$ MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
STATIC C	CONVERTER CHARACTERISTICS			•	•
	Resolution			12 + sign	Bits (min)
+ILE	Positive Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±2	LSB (max)
–ILE	Negative Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±2	LSB (max)
DNL	Differential Non-Linearity	After Auto-Cal		±1.5	LSB (max)
	Positive Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Negative Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Offset Error	After Auto-Cal (Notes 5, 18)	±1/2	±2	LSB (max)
		$V_{IN}(+) = V_{IN}(-) = 2.048V$			
	DC Common Mode Error	After Auto-Cal (Note 15)	±2		LSB (max)
TUE	Total Unadjusted Error	After Auto-Cal	±1		LSB
		(Notes 12, 13, 14)			

The following specifications apply for (V⁺ = V_A + = V_D + = +5V, V_{REF} + = +4.096V, and fully differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A + = V_D + = 3.3V, V_{REF} + = +2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF} = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF} - and V_{REF} + $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A** = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Notes 7, 8, 9) (Continued) Parameter Conditions Symbol Typical Limits Units (Note 10) (Limits) (Note 11) STATIC CONVERTER CHARACTERISTICS (Continued) Multiplexer Channel to Channel ±0.05 LSB Matching Power Supply Sensitivity $V^{+} = +5V \pm 10\%$ $V_{REF} = +4.096V$ I SB Offset Error ±0.5 + Full-Scale Error LSB ±0.5 - Full-Scale Error ±0.5 LSB + Integral Linearity Error ±0.5 LSB - Integral Linearity Error LSB ±0.5 UNIPOLAR DYNAMIC CONVERTER CHARACTERISTICS S/(N+D) Signal-to-Noise Plus 69.4 dB $\mathrm{f_{IN}}=1~\mathrm{kHz},~\mathrm{V_{IN}}=5~\mathrm{V_{PP}},~\mathrm{V_{REF}}^{+}=5.0\mathrm{V}$ f_{IN} = 20 kHz, V_{IN} = 5 V_{PP} , V_{REF}^+ = 5.0V **Distortion Ratio** 68.3 dB f_{IN} = 40 kHz, V_{IN} = 5 V_{PP} , V_{REF} + = 5.0V 65.7 dB V_{IN} = 5 V_{PP} , where S/(N+D) drops 3 dB -3 dB Full Power Bandwidth 31 kHz DIFFERENTIAL DYNAMIC CONVERTER CHARACTERISTICS $f_{IN} = 1 \text{ kHz}, V_{IN} = \pm 5 \text{V}, V_{REF}^{+} = 5.0 \text{V}$ S/(N+D) Signal-to-Noise Plus 77.0 dB $f_{IN} = 20 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^{+} = 5.0V$ Distortion Ratio 73.9 dB f_{IN} = 40 kHz, V_{IN} = ±5V, V_{REF}^+ = 5.0V 67.0 dB -3 dB Full Power Bandwidth $V_{IN} = \pm 5V$, where S/(N+D) drops 3 dB 40 kHz

Electrical Characteristics

Converter Electrical Characteristics

The following specifications apply for (V⁺ = V_A+ = V_D+ = +5V, V_{REF}+ = +4.096V, and fully differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A+ = V_D+ = +3.3V, V_{REF}+ = 2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF}- = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}- and V_{REF}+ $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A** = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
REFEREN	CE INPUT, ANALOG INPUTS AND MU	LTIPLEXER CHARACTERISTI	cs		
C _{REF}	Reference Input Capacitance		85		pF
C _{A/D}	A/DIN1 and A/DIN2 Analog Input		75		pF
	Capacitance				
	A/DIN1 and A/DIN2 Analog Input	$V_{IN} = +5.0V \text{ or}$	±0.1		μA
	Leakage Current	$V_{IN} = 0V$			
	CH0-CH7 and COM Input Voltage		GND - 0.05		V
			V _A + + 0.05		
C _{CH}	CH0-CH7 and COM Input		10		pF
	Capacitance				
C _{MUXOUT}	MUX Output Capacitance		20		pF
	Off Channel Leakage (Note 16)	On Channel = 5V and	-0.01		μA
	CH0-CH7 and COM Pins	Off Channel = 0V			
		On Channel = 0V and	0.01		μA
		Off Channel = 5V			

The follocommon $\leq 25\Omega$, for T_{MIN} to	owing specifications n-mode voltage) or (n-mode voltage), V_{R} $f_{CK} = f_{SK} = 5 MHz, a$ T_{MAX} ; all other limit:	apply for $(V^+ = V_A^+ = V^+ = V_A^+ = V_D^+ = V_D^+ = +3)$ _{EF} - = 0V, 12-bit + sig and 10 (t _{CK}) acquisitio s T _A = T _J = 25°C. (No	V_D + = +5V, V_{REF} + 3.3V, V_{REF} + = 2.5V n conversion mode, on time unless other otes 7, 8, 9)	= +4.096V, and fully-diffe source imper wise specified	and fully differen rential input with dance for analog d. Boldface limit	tial input with fixi fixed 1.250V inputs, V _{REF} – a s apply for T_A :	ed 2.048V nd V _{REF} + = T_J =
Symbol		rameter	Conditi		Typical (Note 10)	Limits (Note 11)	Units (Limits
REFERE	NCE INPUT, ANAL	OG INPUTS AND MU	LTIPLEXER CHAR	ACTERISTIC	S		
	On Channel Lea		On Channel = 5	V and	0.01		μΑ
	CH0–CH7 and (COM Pins	Off Channel = 0				
			On Channel = 0		-0.01		μΑ
			Off Channel = 5				
	MUXOUT1 and		$V_{MUXOUT} = 5.0V$	/ or	0.01		μΑ
	Leakage Curren		V _{MUXOUT} = 0V				
R _{ON}	MUX On Resista	ance	$V_{IN} = 2.5V$ and	,	850	1900	Ω (max
	D. Matakina O	hannal ta Ohannal	$V_{MUXOUT} = 2.4V$	/			0/
	R _{ON} Matching C	hannel to Channel	$V_{IN} = 2.5V$ and	/	5		%
	Channel to Char	anal Crasstalk	$V_{MUXOUT} = 2.4V$ $V_{IN} = 5 V_{PP}, f_{IN}$		-72		dB
			V _{IN} = 5 V _{PP} , I _{IN}				
	MUX Bandwidth				90		kHz
The foll common ≤ 25Ω, T _{MIN} to	and Logic Ele owing specifications n-mode voltage) or (n-mode voltage), V_R $f_{CK} = f_{SK} = 5 MHz$, ; T_{MAX} ; all other limit	apply for $(V^+ = V_A + = V^+ = V_A + = V_D + = V_D + = +3)$ $EF^- = 0V, 12$ -bit + sig and 10 (t_{CK}) acquisitions $T_A = T_J = 25^\circ$ C. (Not	acteristics = V_D + = +5V, V_{REF} + 3.3V, V_{REF} + = +2.5V in conversion mode, on time unless other otes 7, 8, 9)	+ = +4.096V, / and fully-diff source impe wise specified	and fully-differen ferential input wit dance for analog d. Boldface limi t	tial input with fix h fixed 1.250V i inputs, V _{REF} – a s apply for T_A :	ed 2.048V Ind V _{REF} + = T _J =
The foll common ≤ 25Ω, T _{MIN} to	and Logic EI owing specifications n-mode voltage) or (in- n-mode voltage), V_R $f_{CK} = f_{SK} = 5$ MHz, i T_{MAX} ; all other limit Parameter	apply for $(V^+ = V_A + = V^+ = V_A + = V_D + = V_D + = +3)$ _{EF} - = 0V, 12-bit + sig and 10 (t _{CK}) acquisitions s T _A = T _J = 25°C. (Not	acteristics = V_{D} + = +5V, V_{REF} + 3.3V, V_{REF} + = +2.5V in conversion mode, on time unless other otes 7, 8, 9)	Typical	V+ = V _A + =	$V^{+} = V_{A}^{+} =$	Units
The follocommon common ≤ 25Ω, T _{MIN} to	owing specifications n-mode voltage) or (n-mode voltage), V_R $f_{CK} = f_{SK} = 5 MHz$, ; T_{MAX} ; all other limit	apply for $(V^+ = V_A + = V^+ = V_A + = V_D + = V_D + = +3)$ _{EF} - = 0V, 12-bit + sig and 10 (t _{CK}) acquisitions s T _A = T _J = 25°C. (Not	$V_{p+} = +5V, V_{REF+}$ 3.3V, $V_{REF+} = +2.5V$ n conversion mode, on time unless other otes 7, 8, 9)		$V^+ = V_A^+ = V_D^+ = 3.3V$	$V^+ = V_A^+ =$ $V_D^+ = 5V$	
The foll common ≤ 25Ω, T _{MIN} to	owing specifications n-mode voltage) or (n-mode voltage), V_R $f_{CK} = f_{SK} = 5 MHz$, ; T_{MAX} ; all other limit	apply for $(V^+ = V_A + = V^+ = V_A + = V_D + = V_D + = +3)$ _{EF} - = 0V, 12-bit + sig and 10 (t _{CK}) acquisitions s T _A = T _J = 25°C. (Not	$V_{p+} = +5V, V_{REF+}$ 3.3V, $V_{REF+} = +2.5V$ n conversion mode, on time unless other otes 7, 8, 9)	Typical (Note	$V^{+} = V_{A}^{+} =$ $V_{D}^{+} = 3.3V$ Limits	$V^{+} = V_{A}^{+} =$ $V_{D}^{+} = 5V$ Limits	Units
The foll commo ≤ 25Ω, T _{MIN} to mbol	owing specifications n-mode voltage) or (n-mode voltage), V _R f _{CK} = f _{SK} = 5 MHz, ; T _{MAX} ; all other limit Parameter	$\begin{array}{c} \text{apply for } (V^{+} = V_{A} + = \\ V^{+} = V_{A} + = V_{D} + = +3 \\ \text{EF}^{-} = 0V, \ 12 \text{-bit} + \text{sig} \\ \text{and } 10 \ (t_{CK}) \ \text{acquisitio} \\ \text{s } T_{A} = T_{J} = 25^{\circ}\text{C}. \ (\text{No} \\ \hline \end{array}$	= V_D + = +5V, V_{REF} + 3.3V, V_{REF} + = +2.5V in conversion mode, on time unless othen otes 7, 8, 9) itions	Typical (Note	$V^+ = V_A^+ = V_D^+ = 3.3V$	$V^+ = V_A^+ = V_D^+ = 5V$	Units
The foll commo ≤ 25Ω, T _{MIN} to mbol	owing specifications n-mode voltage) or (n-mode voltage), V _R f _{CK} = f _{SK} = 5 MHz, ; T _{MAX} ; all other limit Parameter	apply for $(V^+ = V_A + = V^+ = V_A + = V_D + = V_D + = +3)$ _{EF} - = 0V, 12-bit + sig and 10 (t _{CK}) acquisitions s T _A = T _J = 25°C. (Not	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, on time unless othen otes 7, 8, 9) itions	Typical (Note	$V^{+} = V_{A}^{+} =$ $V_{D}^{+} = 3.3V$ Limits	$V^{+} = V_{A}^{+} =$ $V_{D}^{+} = 5V$ Limits	Units
The foll common ≤ 25Ω, T _{MIN} to Tmbol	owing specifications n-mode voltage) or (n-mode voltage), V _R , T _{MAX} ; all other limit Parameter	apply for $(V^+ = V_A^+ = V_B^+ = V_A^+ = V_B^+ = V_B^+ = +3$ $E_{F^-} = 0V, 12$ -bit + sig and 10 (t_{CK}) acquisitions T _A = T _J = 25°C. (Not Cond	$= V_{D} + = +5V, V_{REF} + 3.3V, V_{REF} + = +2.5V$ in conversion mode, in time unless other otes 7, 8, 9) itions ARACTERISTICS 10%	Typical (Note	V* = V _A + = V _D + = 3.3V Limits (Note 11)	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11)	Units (Limits V (min)
The follicommon common $\leq 25\Omega$, T _{MIN} to Tmbol	owing specifications n-mode voltage) or (n-mode voltage), V _R , T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input	apply for $(V^+ = V_A^+ = V_D^+ = V_A^+ = V_D^+ = +3$ $_{EF}^- = 0V$, 12-bit + sig and 10 (t_{CK}) acquisitio s $T_A = T_J = 25^{\circ}C$. (No Cond ND SCLK INPUT CH/ $V_A^+ = V_D^+ = V^+ +1$	$= V_{D} + = +5V, V_{REF} + 3.3V, V_{REF} + = +2.5V$ in conversion mode, in time unless other otes 7, 8, 9) itions ARACTERISTICS 10%	Typical (Note	$V^+ = V_A^+ = V_D^+ = 3.3V$ Limits (Note 11) 2.0	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0	Units (Limits
The foll-common common common sequence Seque Sequence Sequence	owing specifications n-mode voltage) or (n-mode voltage), V _R f _{CK} = f _{SK} = 5 MHz, i T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input	$\begin{array}{c} \text{apply for } (V^{+} = V_{A} + = V_{D} + = +3 \\ V^{+} = V_{A} + = V_{D} + = +3 \\ V_{E} - = 0V, 12 \text{-bit + sig} \\ \text{and 10 } (t_{CK}) \text{ acquisitions } T_{A} = T_{J} = 25^{\circ}\text{C}. (Notation of the second of the secon$	$= V_{D} + = +5V, V_{REF} + 3.3V, V_{REF} + = +2.5V$ in conversion mode, in time unless other otes 7, 8, 9) itions ARACTERISTICS 10%	Typical (Note 10)	$V^+ = V_A^+ = V_D^+ = 3.3V$ Limits (Note 11) 2.0 0.8	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8	Units (Limits V (min) V (max
The foll common common ≤ 25Ω, TMIN to mbol CCLK, C /IN(1) /IN(0) IN(1) IN(0) OO, EOO	owing specifications n-mode voltage) or (n-mode voltage), V _R T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current Logical "0" Input Current Current CAND DOR DIGITA	$\begin{array}{c} \text{apply for } (V^{+} = V_{A} + = V_{D} + = +3\\ V^{+} = V_{A} + = V_{D} + = +3\\ V_{E} - = 0V, 12\text{-bit + sig}\\ \text{and } 10 (t_{CK}) \text{ acquisitions } T_{A} = T_{J} = 25^{\circ}\text{C}. (Nc)\\ \hline \\ \hline$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS	Typical (Note 10) 0.005	$V^{+} = V_{A}^{+} = V_{D}^{+} = 3.3V$ Limits (Note 11) 2.0 0.8 1.0	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0	Units (Limits) V (min) V (max) µA (max)
The foll common common ≤ 25Ω, TMIN to mbol CCLK, C /IN(1) /IN(0) IN(1)	owing specifications n-mode voltage) or (n-mode voltage), V _R f _{CK} = f _{SK} = 5 MHz, i TMAX; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current Logical "0" Input Current Logical "0" Input Current Logical "1"	$\begin{array}{c} \text{apply for } (V^{+} = V_{A} + = V_{D} + = +3\\ V^{+} = V_{A} + = V_{D} + = +3\\ F^{-} = 0V, 12\text{-bit + sig}\\ \text{and 10 } (t_{CK}) \text{ acquisitions } T_{A} = T_{J} = 25^{\circ}\text{C}. (Nc)\\ \hline \\ \hline$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS	Typical (Note 10) 0.005	$V^{+} = V_{A}^{+} = V_{D}^{+} = 3.3V$ Limits (Note 11) 2.0 0.8 1.0	V* = V _A + = V _D + = 5V Limits (Note 11) 2.0 0.8 1.0 -1.0	Units (Limits V (min) V (max µA (max µA (min
The follicommole commole 25Ω, TMIN to mbol CCLK, C (In(1)) /IN(0) N(1) N(0) DO, EOC	owing specifications n-mode voltage) or (n-mode voltage), V _R T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current Logical "0" Input Current Current CAND DOR DIGITA	apply for $(V^{+} = V_{A} + = V_{D} + = +3$ $_{EF}^{+} = 0V, 12-bit + sig$ $_{EF}^{-} = 0V, 12-bit + sig$ and 10 ($_{C_{C_{N}}}$) acquisitio s $T_{A} = T_{J} = 25^{\circ}C.$ (No ND SCLK INPUT CH $V_{A} + = V_{D} + = V^{+} + 1$ $V_{A} + = V_{D} + = V^{+} - 1$ $V_{IN} = V^{+}$ $V_{IN} = 0V$ L OUTPUT CHARAC $V_{A}^{+} = V_{D} + = V^{+} - 1$ $V_{A}^{+} = V_{D} + = V^{+} - 1$ $V_{A}^{-} = -360 \ \mu A$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%,	Typical (Note 10) 0.005	$V^{+} = V_{A}^{+} = V_{D}^{+} = 3.3V$ Limits (Note 11) 2.0 0.8 1.0	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0	Units (Limits) V (min) V (max) μΑ (max) μΑ (min) V (min)
The foll common common ≤ 25Ω, TMIN to mbol CCLK, C /IN(1) /IN(0) IN(1) IN(0) OO, EOO	owing specifications n-mode voltage) or (n-mode voltage), V _R f _{CK} = f _{SK} = 5 MHz, i TMAX; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current Logical "0" Input Current Logical "0" Input Current Logical "1"	apply for $(V^{+} = V_{A} + = V_{D}^{+} = V_{A}^{+} = V_{D}^{+} = +3$ $_{EF}^{-} = 0V, 12-bit + sig and 10 (tCK) acquisitio s TA = TJ = 25°C. (Nc ND SCLK INPUT CH/ V_{A}^{+} = V_{D}^{+} = V^{+} + 1V_{A}^{+} = V_{D}^{+} = V^{+} + 1V_{A}^{+} = V_{D}^{+} = V^{+} - 1V_{IN} = 0VL OUTPUT CHARACV_{A}^{+} = V_{D}^{+} = V^{+} - 1I_{OUT}^{-} = -360 \ \mu AV_{A}^{+} = V_{D}^{-} = V^{+} - 1$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%, 10%,	Typical (Note 10) 0.005	V ⁺ = V _A + = V _D + = 3.3V Limits (Note 11) 2.0 0.8 1.0 -1.0	V* = V _A + = V _D + = 5V Limits (Note 11) 2.0 0.8 1.0 -1.0	Units (Limits) V (min) V (max) μΑ (max) μΑ (min) V (min)
The follocommol commol ≤ 25Ω, TMIN to mbol CCLK, C (IN(1) (IN(0) N(1) N(0) OO, EOC (OUT(1)	owing specifications n-mode voltage) or (n-mode voltage), V _R , f _{CK} = f _{SK} = 5 MH _Z , T_{MAX}; all other limit Parameter S , CONV , DI , PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "0" Input Current Logical "0" Input Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Current Curent Current Current Curent C	apply for $(V^{+} = V_{A} + = V_{D}^{+} = V_{A}^{+} = V_{D}^{+} = +3$ $_{EF}^{-} = 0V, 12-bit + sig and 10 (tCK) acquisitio s TA = TJ = 25°C. (Nc ND SCLK INPUT CH/ V_{A}^{+} = V_{D}^{+} = V^{+} + 1V_{A}^{+} = V_{D}^{+} = V^{+} + 1V_{A}^{+} = V_{D}^{+} = V^{+} - 1V_{IN} = 0VL OUTPUT CHARACV_{A}^{+} = V_{D}^{+} = V^{+} - 1I_{OUT}^{-} = -360 \ \mu AV_{A}^{+} = V_{D}^{-} = V^{+} - 1$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%, 10%,	Typical (Note 10) 0.005	V ⁺ = V _A + = V _D + = 3.3V Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4	Units (Limits) V (min) V (max) μΑ (max) μΑ (min) V (min)
The follicommole commole 25Ω, TMIN to mbol CCLK, C (In(1)) /IN(0) N(1) N(0) DO, EOC	owing specifications n-mode voltage) or (n-mode voltage), V _R C _K = f _{SK} = 5 MHz, i T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "0" Input Current Logical "0" Input Current Logical "1" Output Voltage Logical "1"	$\begin{array}{c} \text{apply for } (V^{+} = V_{A} + = V_{D} + = +3 \\ V^{+} = V_{D} + = +3 \\ v_{B} = -0V, 12\text{-bit } + sig \\ \text{and } 10 (t_{CK}) \text{ acquisitions } T_{A} = T_{J} = 25^{\circ}\text{C}. (Note that Note that the second seco$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%, 10%,	Typical (Note 10) 0.005	V* = V _A + = V _D + = 3.3V Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 2.9	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 4.25	Units (Limits) V (min) V (max) µA (max) µA (min) V (min) V (min)
The foll common ≤ 25Ω, TMIN to mbol CCLK, C /IN(1) /IN(1) N(0) OO, EOC /OUT(1)	owing specifications n-mode voltage) or (n-mode voltage), V _R T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current Logical "0" Input Current Current Logical "1" Output Voltage Logical "0" Output Voltage	apply for $(V^{+} = V_{A} + = V_{D}^{+} = V_{D}^{+} = V_{D}^{+} = +3$ $_{EF}^{-} = 0V, 12-bit + sig and 10 (t_{CK}) acquisitios T_{A} = T_{J} = 25^{\circ}C. (NoND SCLK INPUT CHAV_{A} + = V_{D} + = V^{+} + 1V_{A} + = V_{D} + = V^{+} + 1V_{A} + = V_{D} + = V^{+} - 1V_{IN} = V^{+}V_{IN} = 0VL OUTPUT CHARACCV_{A} + = V_{D} + = V^{+} - 1I_{OUT} = -360 \ \mu AV_{A} + = V_{D} + = V^{+} - 1I_{OUT} = -10 \ \mu AV_{A} + = V_{D} + = V^{+} - 1I_{OUT} = 1.6 \ m A$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%, 10%,	Typical (Note 10) 0.005 -0.005	$V^{+} = V_{A}^{+} = V_{D}^{+} = 3.3V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 2.9 0.4	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 4.25 0.4	Units (Limits) V (min) V (max) µA (max) V (min) V (min) V (max)
The follocommol commol ≤ 25Ω, TMIN to mbol CCLK, C (IN(1) (IN(0) N(1) N(0) OO, EOC (OUT(1)	owing specifications n-mode voltage) or (n-mode voltage), V _R T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "0" Input Current Logical "0" Input Current Logical "1" Output Voltage Logical "0" Output Voltage TRI-STATE	$\begin{array}{c} \text{apply for } (V^{+} = V_{A} + = V_{D} + = +3\\ V^{+} = V_{D} + = +3\\ v_{D} = 0V, 12\text{-bit } + sig\\ v_{A} = 0V, 12\text{-bit } + sig\\ sT_{A} = T_{J} = 25^{\circ}C. (Notestimate Notestimate Notestimate$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%, 10%,	Typical (Note 10) 0.005 -0.005	$V^{+} = V_{A}^{+} = V_{D}^{+} = 3.3V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 2.9 0.4 -3.0	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 4.25 0.4 -3.0	Units (Limits) V (min) V (max) µA (max) µA (min) V (min) V (min)
The foll common ≤ 25Ω, TMIN to mbol CCLK, C /IN(1) /IN(1) N(0) OO, EOC /OUT(1)	owing specifications n-mode voltage) or (n-mode voltage), V _R T _{MAX} ; all other limit Parameter S, CONV, DI, PD A Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current Logical "0" Input Current Current Logical "1" Output Voltage Logical "0" Output Voltage	apply for $(V^{+} = V_{A} + = V_{D}^{+} = V_{D}^{+} = V_{D}^{+} = +3$ $_{EF}^{-} = 0V, 12-bit + sig and 10 (t_{CK}) acquisitios T_{A} = T_{J} = 25^{\circ}C. (NoND SCLK INPUT CHAV_{A} + = V_{D} + = V^{+} + 1V_{A} + = V_{D} + = V^{+} + 1V_{A} + = V_{D} + = V^{+} - 1V_{IN} = V^{+}V_{IN} = 0VL OUTPUT CHARACCV_{A} + = V_{D} + = V^{+} - 1I_{OUT} = -360 \ \mu AV_{A} + = V_{D} + = V^{+} - 1I_{OUT} = -10 \ \mu AV_{A} + = V_{D} + = V^{+} - 1I_{OUT} = 1.6 \ m A$	= V _D + = +5V, V _{REF} + 3.3V, V _{REF} + = +2.5V in conversion mode, in time unless other otes 7, 8, 9) iitions ARACTERISTICS 10% TERISTICS 10%, 10%,	Typical (Note 10) 0.005 -0.005	$V^{+} = V_{A}^{+} = V_{D}^{+} = 3.3V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 2.9 0.4	$V^{+} = V_{A}^{+} = V_{D}^{+} = 5V$ Limits (Note 11) 2.0 0.8 1.0 -1.0 2.4 4.25 0.4	Units (Limits V (min) V (max µA (max µA (min) V (min) V (min) V (max

.

DC and Logic Electrical Characteristics (Continued)

The following specifications apply for (V⁺ = V_A + = V_D + = +5V, V_{REF} + = +4.096V, and fully-differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A + = V_D + = +3.3V, V_{REF} + = +2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF} = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF} - and V_{REF} + $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A** = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical	$V^{+} = V_{A}^{+} =$	$V^{+} = V_{A}^{+} =$	Units
			(Note 10)	V_{D} + = 3.3V	V_{D} + = 5V	(Limits)
			10)	Limits	Limits	
				(Note 11)	(Note 11)	
DO, EO	C AND DOR DIGITA	L OUTPUT CHARACTERISTICS				
-I _{sc}	Output Short	$V_{OUT} = V_{D} +$	16			mA
	Circuit Sink					
	Current					
POWER	SUPPLY CHARACT	TERISTICS				
I _D +	Digital Supply			1.5	2.5	mA (max)
	Current	\overline{CS} = HIGH, Powered Down, CCLK on	600			μA
		\overline{CS} = HIGH, Powered Down, CCLK off	20			μA
l _A +	Positive Analog			3.0	4.0	mA (max)
	Supply Current	\overline{CS} = HIGH, Powered Down, CCLK on	10			μA
		$\overline{\text{CS}}$ = HIGH, Powered Down, CCLK off	0.1			μA
I _{REF}	Reference Input					
	Current	\overline{CS} = HIGH, Powered Down, CCLK on	70			μA
		\overline{CS} = HIGH, Powered Down, CCLK off	0.1			μA

AC Electrical Characteristics

The following specifications apply for $(V^+ = V_A + = V_D + = +5V, V_{REF} + = +4.096V)$, and fully-differential input with fixed 2.048V common-mode voltage) or $(V^+ = V_A + = V_D + = +3.3V, V_{REF} + = +2.5V)$ and fully-differential input with fixed 1.250V common-mode voltage), $V_{REF} = 0V$, 12-bit + sign conversion mode, source impedance for analog inputs, $V_{REF} - and V_{REF} + \le 25\Omega$, $f_{CK} = f_{SK} = 5$ MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25$ °C. (Note 17)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
f _{ск}	Conversion Clock		10	5	MHz (max)
	(CCLK) Frequency		1		MHz (min)
f _{sк}	Serial Data Clock		10	5	MHz (max)
	SCLK Frequency		0		Hz (min)
	Conversion Clock			40	% (min)
	Duty Cycle			60	% (max)
	Serial Data Clock			40	% (min)
	Duty Cycle			60	% (max)
t _C	Conversion Time	12-Bit + Sign or 12-Bit	44(t _{ск})	44(t _{ск})	(max)
				8.8	µs (max)

The foll common ≤ 25Ω, T _{MIN} to	owing specifications apply for $(V^+ = V_A + = V_D + = n-mode voltage)$ or $(V^+ = V_A + = V_D + = +3.3V, V n-mode voltage)$, $V_{REF} = 0V$, 12-bit + sign conv f _{CK} = f _{SK} = 5 MHz, and 10 (t _{CK}) acquisition time T _{MAX} ; all other limits T _A = T _J = 25°C. (Note 17)	= +5V, V_{REF} + = +4.096V, and $_{REF}$ + = +2.5V and fully-difference tersion mode, source impedance unless otherwise specified. B	fully-different ntial input with ce for analog oldface limits	ial input with find fixed 1.250V inputs, V _{REF} - s apply for T _A	ixed 2.048V and V _{REF} + T J =
Symbol	Parameter	Conditions	Typical	Limits	Units
-			(Note 10)	(Note 11)	(Limits)
t _A	Acquisition Time	6 Cycles Programmed	6(t _{ск})	6(t _{ск})	(min)
	(Note 19)			7(t _{ск})	(max)
				1.2	µs (min)
				1.4	µs (max)
		10 Cycles Programmed	10(t _{ск})	10(t _{ск})	(min)
				11(t _{ск})	(max)
				2.0	µs (min)
				2.2	µs (max)
		18 Cycles Programmed	18(t _{ск})	18(t _{ск})	(min)
				19(t _{ск})	(max)
				3.6	µs (min)
				3.8	µs (max)
		34 Cycles Programmed	34(t _{ск})	34(t _{ск})	(min)
				35(t _{ск})	(max)
				6.8	µs (min)
				7.0	µs (max)
t _{CAL}	Self-Calibration Time		4944(t _{СК})	4944(t _{ск})	(max)
				988.8	µs (max)
t _{AZ}	Auto-Zero Time		76(t _{СК})	76(t _{ск})	(max)
				15.2	µs (max)
t _{sync}	Self-Calibration or		2(t _{СК})	2(t _{ск})	(min)
	Auto-Zero Synchronization			3(t _{ск})	(max)
	Time from DOR			0.40	µs (min)
				0.60	µs (max)
t _{DOR}	DOR High Time when CS is Low		9(t _{sк})	9(t _{sк})	(max)
	Continuously for Read Data and Software Power Up/Down			1.8	µs (max)
t _{CONV}	CONV Valid Data Time		8(t _{sк})	8(t _{sк})	(max)
				1.6	µs (max)

AC Electrical Characteristics The following specifications apply for (V⁺ = V_A+ = V_D+ = +5V, V_{REF}+ = +4.096V, and fully-differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A+ = V_D+ = +3.3V, V_{REF}+ = +2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF}- = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}- and V_{REF}+ $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Note 17) (Continued)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
t _{HPU}	Hardware Power-Up Time, Time from		500	700	µs (max)
	PD Falling Edge to EOC Rising Edge				
t _{SPU}	Software Power-Up Time, Time from				
	Serial Data Clock Falling Edge to		500	700	µs (max)
	EOC Rising Edge				
t _{ACC}	Access Time Delay from		25	60	ns (max)
	CS Falling Edge to DO Data Valid				

AC Electrical Characteristics (Continued)

. .

The following specifications apply for (V⁺ = V_A+ = V_D+ = +5V, V_{REF}+ = +4.096V, and fully-differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A+ = V_D+ = +3.3V, V_{REF}+ = +2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF}- = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}- and V_{REF}+ $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Note 17) (Continued)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
t _{SET-UP}	Set-Up Time of \overline{CS} Falling Edge to			50	ns (min)
	Serial Data Clock Rising Edge				
t _{DELAY}	Delay from SCLK Falling		0	5	ns (min)
	Edge to CS Falling Edge				
t _{1H} , t _{OH}	Delay from CS Rising Edge to	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	70	100	ns (max)
	DO TRI-STATE®				
t _{HDI}	DI Hold Time from Serial Data		5	15	ns (min)
	Clock Rising Edge				
t _{SDI}	DI Set-Up Time from Serial Data		5	10	ns (min)
	Clock Rising Edge				
t _{HDO}	DO Hold Time from Serial Data	R _L = 3k, C _L = 100 pF	35	65	ns (max)
	Clock Falling Edge			5	ns (min)
t _{DDO}	Delay from Serial Data Clock		50	90	ns (max)
	Falling Edge to DO Data Valid				
t _{RDO}	DO Rise Time, TRI-STATE to High	R _L = 3k, C _L = 100 pF	10	40	ns (max)
	DO Rise Time, Low to High		10	40	ns (max)
t _{FDO}	DO Fall Time, TRI-STATE to Low	R _L = 3k, C _L = 100 pF	15	40	ns (max)
	DO Fall Time, High to Low		15	40	ns (max)
t _{CD}	Delay from CS Falling Edge		45	80	ns (max)
	to DOR Falling Edge				
t _{SD}	Delay from Serial Data Clock Falling		45	80	ns (max)
	Edge to DOR Rising Edge				
C _{IN}	Capacitance of Logic Inputs		10		pF
C _{OUT}	Capacitance of Logic Outputs		20		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < \text{GND or } V_{IN} > V_A + \text{ or } V_D^+$), the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four. **Note 4:** The maximum power dissipation must be derated at elevated temperatures and is dictated by T_Jmax, θ_{JA} and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is $P_D = (T_J max - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, T_J max = 150°C. The typical thermal resistance (θ_{JA}) of these parts when board mounted follow:


Part Number	Thermal Resistance
	θ _{JA}
ADC12130CIN	53°C/W
ADC12130CIWM	70°C/W
ADC12132CIMSA	134°C/W
ADC12138CIN	40°C/W
ADC12138CIWM	50°C/W
ADC12138CIMSA	125°C/W

Note 5: The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

AC Electrical Characteristics (Continued)

Note 7: Two on-chip diodes are tied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V_A + or 5V below GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage magnitude of selected or unselected analog input go above V_A + or below GND by more than 50 mV. As an example, if V_A + is 4.5 V_{DC} , full-scale input voltage must be ≤4.55 V_{DC} to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that the V_A+ and V_D+ be connected together to the same power supply with separate bypass capacitors at each V⁺ pin.

Note 9: With the test condition for V_{REF} (V_{REF} - V_{REF} - j given as +4.096V, the 12-bit LSB is 1.0 mV. For V_{REF} = 2.5V, the 12-bit LSB is 610 μ V.

Note 10: Typicals are at $T_J = T_A = 25^{\circ}C$ and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see Figure 2 and Figure 3).

Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the average value of the code transitions between -1 to 0 and 0 to +1 (see Figure 4).

Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.


Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together. Note 16: Channel leakage current is measured after the channel selection.


Note 17: Timing specifications are tested at the TTL logic levels, V_{OL} = 0.4V for a falling edge and V_{OL} = 2.4V for a rising edge. TRI-STATE output voltage is forced to 1.4V.


Note 18: The ADC12130 family's self-calibration technique ensures linearity and offset errors as specified, but noise inherent in the self-calibration process will result in a maximum repeatability uncertainty of 0.2 LSB.


Note 19: If SCLK and CCLK are driven from the same clock source, then t_A is 6, 10, 18 or 34 clock periods minimum and maximum.


Note 20: The "12-Bit Conversion of Offset" and "12-Bit Conversion of Full-Scale" modes are intended to test the functionality of the device. Therefore, the output data from these modes are not an indication of the accuracy of a conversion result.






































Ta	bles																		
							Т	ABLE	1. Dat	a Out	Form	ats							
DC	DO Formats DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB8 DB9 DB10 DB11 DB12 DB13 DB14 DB15 DB16																		
		17	Х	Х	Х	Х	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB
	MSB	Bits																	
	First	13	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB				
with	with Sign	Bits																	
Sign		17	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign	Х	X	X	Х
	LSB	Bits																	
	First	13	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign				
		Bits																	
		16	0	0	0	0	MSB	10	9	8	7	6	5	4	3	2	1	LSB	
	MSB	Bits																	
	First	12	MSB	10	9	8	7	6	5	4	3	2	1	LSB					
without	Sign LSB	Bits																	
Sign		16	LSB	1	2	3	4	5	6	7	8	9	10	MSB	0	0	0	0	
		Bits																	
	First	12	LSB	1	2	3	4	5	6	7	8	9	10	MSB					
		Bits																	

X = High or Low state.

TABLE 2. ADC12138 Multiplexer Addressing

Mode	olexer	Multip	nput	A/D I			ssed	Addre	nannel	log Ch	Ana						
	tput	Out	arity	Pola				ment	Assigr	and					UX	M	
	nnel	Cha	nment	Assignment			OUT1	o MUX	l tied t	A/DIN1	with				ress	Add	
	nment	Assig				OUT2	o MUX	tied to	A/DIN2	and							
	MUXOUT2	MUXOUT1	A/DIN2	A/DIN1	СОМ	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	DI3	DI2	DI1	DI0
	CH1	CH0	-	+								-	+	L	L	L	L
	СНЗ	CH2	-	+						-	+			н	L	L	L
	CH5	CH4	-	+				-	+					L	н	L	L
Differentia	CH7	CH6	-	+		-	+							н	н	L	L
	CH1	CH0	+	-								+	-	L	L	н	L
	СНЗ	CH2	+	-						+	-			н	L	н	L
	CH5	CH4	+	-				+	-					L	н	н	L
	CH7	CH6	+	-		+	-							н	н	н	L
	COM	CH0	-	+	-								+	L	L	L	Н
	СОМ	CH2	-	+	-						+			н	L	L	н
	СОМ	CH4	-	+	-				+					L	н	L	н
Single-End	СОМ	CH6	-	+	-		+							н	н	L	н
	СОМ	CH1	-	+	-							+		L	L	н	н
	СОМ	CH3	-	+	-					+				н	L	н	н
	СОМ	CH5	-	+	-			+						L	н	н	н
	СОМ	CH7	-	+	-	+								н	н	н	н

	UX Iress DI1	I	wi	ar th A/D	Chann nd Ass IN1 tie N2 tie Ch	ignme d to M d to M	nt UXOU	T1		Pola	Input arity nment A/DIN2	Out Cha	olexer sput nnel nment MUXOUT2	Mode	
L	L		+		-	-				+	-	CH0	CH1	Differential	
L	н		-		+					-	+	CH0	CH1		
Н	L		+					-		+	-	CH0	COM	Single-Ende	
Н	Н				+			-		+	-	CH1	COM		
					A/DIN2, I		ТА	BLE 4		e Progran	-				
ADC12	138	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7		Mode Se			O Format	
ADC12 and ADC12	d	DI0	DI1			DI2	DI3	DI4	DI5		(Curr	ent)		Conversion Cycle)	
		See	Table 2	2 or Ta	ble 3	L	L	L	L		12 Bit Co	nversion	12 or 13	Bit MSB Fire	
		See	Table 2	2 or <i>Ta</i>	ble 3	L	L	L	Н		12 Bit Co	nversion	16 or 1	7 Bit MSB Firs	
		See	Table 2	2 or <i>Ta</i>	ble 3	L	Н	L	L		12 Bit Co	nversion	12 or 1	3 Bit LSB Firs	
		See	Table 2	2 or Ta	ble 3	L	Н	L	н		12 Bit Co	nversion	16 or 1	7 Bit LSB Firs	
		L	L	L	L	Н	L	L	L		Auto	Cal	No	Change	
		L	L	L	L	Н	L	L	н		Auto 2	Zero	No	o Change	
		L	L	L	L	Н	L	н	L		Powe	r Up	No	Change	
		L	L	L	L	Н	L	н	н		Power	Down	No	No Change	
		L	L	L	L	Н	Н	L	L	Read	Status Reg	ister (LSB First) No	Change	
		L	L	L	L	Н	Н	L	Н	[Data Out w			o Change	
		н	L	L	L	Н	Н	L	н		Data Out	0		o Change	
		L	L	L	L	Н	Н	Н	L			-6 CCLK Cycle		o Change	
		L	H	L	L	Н	Н	Н	L			- 10 CCLK Cycl		Change	
		н	L	L	L	Н	Н	Н	L			- 18 CCLK Cycl		Change	
		н	H	L	L	н	н	н	L	Acquisit		- 34 CCLK Cycl		Change	
		L	L	L	L	H	н	Н	H		User M			Change	
		н	Х	X	X	н	н	н	н		Test N	/lode e Active Outpu		o Change	
	The A/I on't Ca		up with	no Auto						ime, 12-bit +		on, power up, 12- c	,	, and user mode.	
	CS	5		COI	VV		Р	D				Mode			
	L			L			L	-			Se	ee Table 4 for M	/lode		
	L			Н			L			Read	d Only (Prev	ious DO Form	at). No Conve	sion.	
	Н			Х			L	-				Idle			
	Х			Х			F	ł				Power Down	1		

· •

				TABLE 6. St	atus Regist	er			
Status Bit Location	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8
Status Bit	PU	PD	Cal		12 or 13	16 or 17	Sign	Justification	Test Mode
	[Device Statu	S			DO Output	Format Stat	us	
	"High"	"High"	"High"	Not used	"High"	"High"	"High"	When	When
	indicates	indicates	indicates		indicates	indicates	indicates	"High" the	"High"
	a Power	a Power	an		a 12 or	a 16 or	that the	conversion	the
	Up	Down	Auto-Cal		13 bit	17 bit	sign bit is	result will	device is
	Sequence	Sequence	Sequence		format	format	included.	be output	in test
Function	is in	is in	is in				When	MSB first.	mode.
	progress	progress	progress				"Low" the	When "Low"	When
							sign bit is	the result	"Low" the
							not	will be	device is
							included.	output LSB	in user
								first.	mode.

Application Hints

1.0 DIGITAL INTERFACE

1.1 Interface Concepts

The example in *Figure 7* shows a typical sequence of events after the power is applied to the ADC12130/2/8:

DI Auto Cal → Read Status → Read Status → 12-Bit+Sign Conv 1 →	12-Bit+Sign Conv 2
DO Trash Trash Status Data (Cal Iow) Status Data	Conv 1 Data
	DS012070-31

FIGURE 7. Typical Power Supply Power Up Sequence

The first instruction input to the A/D via DI initiates Auto Cal. The data output on DO at that time is meaningless and is completely random. To determine whether the Auto Cal has been completed, a read status instruction is issued to the A/D. Again the data output at that time has no significance since the Auto Cal procedure modifies the data in the output shift register. To retrieve the status information, an additional read status instruction is issued to the A/D. At this time the status data is available on DO. If the Cal signal in the status word, is low Auto Cal has been completed. Therefore, the next instruction issued can start a conversion. The data output at this time is again status information. To keep noise from corrupting the A/D conversion, status can not be read during a conversion. If CS is strobed and is brought low during a conversion, that conversion is prematurely ended. EOC can be used to determine the end of a conversion or the A/D controller can keep track in software of when it would be appropriate to communicate to the A/D again. Once it has been determined that the A/D has completed a conversion, another instruction can be transmitted to the A/D. The data from this conversion can be accessed when the next instruction is issued to the A/D.

Note, when \overline{CS} is low continuously it is important to transmit the exact number of SCLK cycles, as shown in the timing diagrams. The Data Out Format sets the number of SCLK cycles required in the next I/O cycle. A 12-bit no sign format will require 12 SCLKs to be transmitted; a 12-bit plus sign format will require 13 SCLKs to be transmitted, etc. Not doing so will desynchronize the serial communication to the A/D. (See Section 1.3.)

1.2 Changing Configuration

The configuration of the ADC12130/2/8 on power up defaults to 12-bit plus sign resolution, 12- or 13-bit MSB First, 10 CCLK acquisition time, user mode, no Auto Cal, no Auto Zero, and power up mode. Changing the acquisition time and turning the sign bit on and off requires an 8-bit instruction to be issued to the ADC. This instruction will not start a conversion. The instructions that select a multiplexer address and format the output data do start a conversion. *Figure 8* describes an example of changing the configuration of the ADC12130/2/8.

During I/O sequence 1, the instruction on DI configures the ADC12130/2/8 to do a conversion with 12-bit +sign resolution. Notice that when the 6 CCLK Acquisition and Data Out without Sign instructions are issued to the ADC, I/O sequences 2 and 3, a new conversion is not started. The data output during these instructions is from conversion N which was started during I/O sequence 1. The Configuration Modification timing diagram describes in detail the sequence of events necessary for a Data Out without Sign, Data Out with Sign, or 6/10/18/34 CCLK Acquisition time mode selection. Table 4 describes the actual data necessary to be input to the ADC to accomplish this configuration modification. The next instruction, shown in Figure 8, issued to the A/D starts conversion N+1 with 16-bit format with 12 bits of resolution formatted MSB first. Again the data output during this I/O cycle is the data from conversion N.

The number of SCLKs applied to the A/D during any conversion I/O sequence should vary in accord with the data out word format chosen during the previous conversion I/O sequence. The various formats and resolutions available are shown in *Table 1*. In *Figure 8*, since 16-bit without sign MSB first format was chosen during I/O sequence 4, the number of SCLKs required during I/O sequence 5 is 16. In the following I/O sequence the format changes to 12-bit without sign MSB first; therefore the number of SCLKs required during I/O sequence 6 changes accordingly to 12.

.

1.3 CS Low Continuously Considerations

When $\overline{\text{CS}}$ is continuously low, it is important to transmit the exact number of SCLK pulses that the ADC expects. Not doing so will desynchronize the serial communications to the ADC. When the supply power is first applied to the ADC, it will expect to see 13 SCLK pulses for each I/O transmission. The number of SCLK pulses that the ADC expects to see is the same as the digital output word length. The digital output word length is controlled by the Data Out (DO) format. The DO format maybe changed any time a conversion is started or when the sign bit is turned on or off. The table below details out the number of clock periods required for different DO formats:

DO Format		Number of SCLKs
		Expected
12-Bit MSB or LSB First	SIGN OFF	12
	SIGN ON	13
16-Bit MSB or LSB first	SIGN OFF	16
	SIGN ON	17

If erroneous SCLK pulses desynchronize the communications, the simplest way to recover is by cycling the power supply to the device. Not being able to easily resynchronize the device is a shortcoming of leaving \overline{CS} low continuously. The number of clock pulses required for an I/O exchange may be different for the case when \overline{CS} is left low continuously vs the case when \overline{CS} is cycled. Take the I/O sequence detailed in *Figure 7* (Typical Power Supply Sequence) as an example. The table below lists the number of SCLK pulses required for each instruction:

Instruction	CS Low	CS Strobed
	Continuously	
Auto Cal	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 1	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 2	13 SCLKs	13 SCLKs

1.4 Analog Input Channel Selection

The data input on DI also selects the channel configuration for a particular A/D conversion (see *Table 2*, *Table 3* and *Table 4*). In *Figure 8* the only times when the channel configuration could be modified would be during I/O sequences 1, 4, 5 and 6. Input channels are reselected before the start of each new conversion. Shown below is the data bit stream required on DI, during I/O sequence number 4 in *Figure 8*, to set CH1 as the positive input and CH0 as the negative input for the different versions of ADCs:

Part		DI Data								
Number	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7		
ADC12130	L	н	L	L	н	L	Х	Х		
and										
ADC12132										
ADC12138	L	Н	L	L	L	L	Н	L		

Where X can be a logic high (H) or low (L).

1.5 Power Up/Down

The ADC may be powered down at any time by taking the PD pin HIGH or by the instruction input on DI (see Table 4 and Table 5, and the Power Up/Down timing diagrams). When the ADC is powered down in this way, the circuitry necessary for an A/D conversion is deactivated. The circuitry necessary for digital I/O is kept active. Hardware power up/ down is controlled by the state of the PD pin. Software power-up/down is controlled by the instruction issued to the ADC. If a software power up instruction is issued to the ADC while a hardware power down is in effect (PD pin high) the device will remain in the power-down state. If a software power down instruction is issued to the ADC while a hardware power up is in effect (PD pin low), the device will power down. When the device is powered down by software, it may be powered up by either issuing a software power up instruction or by taking PD pin high and then low. If the power down command is issued during an A/D conversion, that conversion is disrupted. Therefore, the data output after power up cannot be relied upon.




FIGURE 8. Changing the ADC's Conversion Configuration

1.6 User Mode and Test Mode

An instruction may be issued to the ADC to put it into test mode. Test mode is used by the manufacturer to verify complete functionality of the device. During test mode CH0–CH7 become active outputs. If the device is inadvertently put into the test mode with \overline{CS} continuously low, the serial communications may be desynchronized. Synchronization may be regained by cycling the power supply voltage to the device. Cycling the power supply voltage will also set the device into user mode. If \overline{CS} is used in the serial interface, the ADC may

be queried to see what mode it is in. This is done by issuing a "read STATUS register" instruction to the ADC. When bit 9 of the status register is high, the ADC is in test mode; when bit 9 is low the ADC, is in user mode. As an alternative to cycling the power supply, an instruction sequence may be used to return the device to user mode. This instruction sequence must be issued to the ADC using \overline{CS} . The following table lists the instructions required to return the device to user mode:

Instruction				DI	Data			
	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
TEST MODE	н	Х	Х	Х	н	н	н	н
Reset	L	L	L	L	н	н	н	L
Test Mode	L	L	L	L	н	L	н	L
Instructions	L	L	L	L	н	L	н	н
USER	L	L	L	L	н	н	н	н
MODE								
Power Up	L	L	L	L	н	L	н	L
Set DO with	н							
or without	or	L	L	L	н	н	L	н
Sign	L							
Set	н	н						
Acquisition	or	or	L	L	н	н	н	L
Time	L	L						
Start	н	н	н	н		н	н	н
а	or	or	or	or	L	or	or	or
Conversion	L	L	L	L		L	L	L

X = Don't Care


After returning to user mode with the user mode instruction the power up, data with or without sign, and acquisition time instructions need to be resent to ensure that the ADC is in the required state before a conversion is started.

1.7 Reading the Data Without Starting a Conversion

The data from a particular conversion may be accessed without starting a new conversion by ensuring that the $\overrightarrow{\text{CONV}}$ line is taken high during the I/O sequence. See the Read Data timing diagrams. *Table 5* describes the operation of the $\overrightarrow{\text{CONV}}$ pin.


2.0 DESCRIPTION OF THE ANALOG MULTIPLEXER

For the ADC12138, the analog input multiplexer can be configured with 4 differential channels or 8 single ended channels with the COM input as the zero reference or any combination thereof (see *Figure 9*). The difference between the voltages on the V_{REF}⁺ and V_{REF}⁻ pins determines the input voltage span (V_{REF}). The analog input voltage range is 0 to V_A⁺. Negative digital output codes result when V_{IN}⁻ > V_{IN}⁺. The actual voltage at V_{IN}⁻ or V_{IN}⁺ cannot go below AGND.




CH0, CH2, CH4, and CH6 can be assigned to the MUX-OUT1 pin in the differential configuration, while CH1, CH3, CH5, and CH7 can be assigned to the MUXOUT2 pin. In the differential configuration, the analog inputs are paired as follows: CH0 with CH1, CH2 with CH3, CH4 with CH5 and CH6 with CH7. The A/DIN1 and A/DIN2 pins can be assigned positive or negative polarity.

With the single-ended multiplexer configuration CH0 through CH7 can be assigned to the MUXOUT1 pin. The COM pin is always assigned to the MUXOUT2 pin. A/DIN1 is assigned as the positve input; A/DIN2 is assigned as the negative input. (See *Figure 10*).




A/DIN1 and A/DIN2 can be assigned as the + or - input



The Multiplexer assignment tables for the ADC12130/2/8 (*Table 2* and *Table 3*) summarize the aforementioned functions for the different versions of A/Ds.

2.1 Biasing for Various Multiplexer Configurations

Figure 11 is an example of biasing the device for single-ended operation. The sign bit is always low. The digital output range is 0 0000 0000 0000 to 0 1111 1111 1111. One LSB is equal to 1 mV (4.1V/4096 LSBs).



For pseudo-differential signed operation, the biasing circuit shown in *Figure 12* shows a signal AC coupled to the ADC. This gives a digital output range of -4096 to +4095. With a 2.5V reference, as shown, 1 LSB is equal to 610 μ V. Although, the ADC is not production tested with a 2.5V reference, when V_A⁺ and V_D⁺ are +5.0V linearity error typically will not change more than 0.1 LSB (see the curves in the Typical Electrical Characteristics Section). With the ADC set

to an acquisition time of 10 clock periods, the input biasing resistor needs to be 600Ω or less. Notice though that the input coupling capacitor needs to be made fairly large to bring down the high pass corner. Increasing the acquisition time to 34 clock periods (with a 5 MHz CCLK frequency) would allow the 600Ω to increase to 6k, which with a 1 μF coupling capacitor would set the high pass corner at 26 Hz. Increasing R, to 6k would allow R₂ to be 2k.







FIGURE 12. Pseudo-Differential Biasing with the Signal Source AC Coupled Directly into the ADC

An alternative method for biasing pseudo-differential operation is to use the +2.5V from the LM4040 to bias any amplifier circuits driving the ADC as shown in *Figure 13*. The value of the resistor pull-up biasing the LM4040-2.5 will depend upon the current required by the op amp biasing circuitry. In the circuit of *Figure 13* some voltage range is lost since the amplifier will not be able to swing to +5V and GND with LM4041 to set the full scale voltage at exactly 2.048V and a lower grade LM4040D-2.5 to bias up everything to 2.5V as shown in *Figure 14* will allow the use of all the ADC's digital output range of -4096 to +4095 while leaving plenty of head room for the amplifier.

Fully differential operation is shown in *Figure 15*. One LSB for this case is equal to (4.1V/4096) = 1 mV.







Stable Reference Circuit

The ADC12130/2/8 can be used in either ratiometric or absolute reference applications. In ratiometric systems, the analog input voltage is proportional to the voltage used for the ADC's reference voltage. When this voltage is the system power supply, the V_{REF}^+ pin is connected to V_A^+ and V_{REF}^- is connected to ground. This technique relaxes the system reference stability requirements because the analog input voltage and the ADC reference voltage move together. This maintains the same output code for given input conditions. For absolute accuracy, where the analog input voltage varies between very specific voltage limits, a time and temperature stable voltage source can be connected to the reference inputs. Typically, the reference voltage's magnitude will require an initial adjustment to null reference voltage induced full-scale errors.

Below are recommended references along with some key specifications.

	Output	Temperature
Part Number	Voltage	Coefficient
	Tolerance	
LM4041CI-Adj	±0.5%	±100ppm/°C
LM4040AI-4.1	±0.1%	±100ppm/°C
Circuit of Figure 16	Adjustable	±2ppm/°C

The reference voltage inputs are not fully differential. The ADC12130/2/8 will not generate correct conversions or comparisons if V_{REF}^+ is taken below V_{REF}^- . Correct conversions result when V_{REF}^+ and V_{REF}^- differ by 1V and remain, at all times, between ground and V_A^+ . The V_{REF} common mode range, $(V_{REF}^+ + V_{REF}^-)/2$ is restricted to $(0.1 \times V_A^+)$ to $(0.6 \times V_A^+)$. Therefore, with $V_A^+ = 5V$ the center of the reference ladder should not go below 0.5V or above 3.0V. Figure 17 is a graphic representation of the voltage restrictions on V_{REF}^+ and V_{REF}^- .




FIGURE 17. V_{REF} Operating Range

4.0 ANALOG INPUT VOLTAGE RANGE

The ADC12130/2/8's fully differential ADC generate a two's complement output that is found by using the equation shown below:

for (12-bit) resolution the Output Code =

$$\frac{({\sf V}_{\sf IN}{}^+ - {\sf V}_{\sf IN}{}^-)~(4096)}{({\sf V}_{\sf REF}{}^+ - {\sf V}_{\sf REF}{}^-)}$$

Round off to the nearest integer value between -4096 to 4095 if the result of the above equation is not a whole number.

Examples are shown in the table below:

				Digital
V _{REF} ⁺	V _{REF} ⁻	V _{IN} +	V _{IN} ⁻	Output
				Code
+2.5V	+1V	+1.5V	0V	0,1111,1111,1111
+4.096V	0V	+3V	0V	0,1011,1011,1000
+4.096V	0V	+2.499V	+2.500V	1,1111,1111,1111
+4.096V	0V	0V	+4.096V	1,0000,0000,0000

5.0 INPUT CURRENT

At the start of the acquisition window (t_A) a charging current flows into or out of the analog input pins (A/DIN1 and A/DIN2) depending on the input voltage polarity. The analog input pins are CH0–CH7 and COM when A/DIN1 is tied to MUXOUT1 and A/DIN2 is tied to MUXOUT2. The peak value of this input current will depend on the actual input voltage applied, the source impedance and the internal multiplexer switch on resistance. With MUXOUT1 tied to A/DIN1 and MUXOUT2 tied to A/DIN2 the internal multiplexer switch on resistance is typically 1.6 kΩ. The A/DIN1 and A/DIN2 mux on resistance is typically 750Ω.

6.0 INPUT SOURCE RESISTANCE

For low impedance voltage sources (<600 Ω), the input charging current will decay, before the end of the S/H's acquisition time of 2 µs (10 CCLK periods with f_{CK} = 5 MHz), to a value that will not introduce any conversion errors. For high source impedances, the S/H's acquisition time can be in-

creased to 18 or 34 CCLK periods. For less ADC accuracy and/or slower CCLK frequencies the S/H's acquisition time may be decreased to 6 CCLK periods. To determine the number of clock periods (N_c) required for the acquisition time with a specific source impedance for the various resolutions the following equations can be used:

12 Bit + Sign $N_C = [R_S + 2.3] \times f_{CK} \times 0.824$

Where f_{CK} is the conversion clock (CCLK) frequency in MHz and R_S is the external source resistance in $k\Omega$. As an example, operating with a resolution of 12 Bits+sign, a 5 MHz clock frequency and maximum acquisiton time of 34 conversion clock periods the ADC's analog inputs can handle a source impedance as high as 6 $k\Omega$. The acquisition time may also be extended to compensate for the settling or response time of external circuitry connected between the MUXOUT and A/DIN pins.

The acquisition time $t_{\rm A}$ is started by a falling edge of SCLK and ended by a rising edge of CCLK (see timing diagrams). If SCLK and CCLK are asynchronous one extra CCLK clock period may be inserted into the programmed acquisition time for synchronization. Therefore with asnychronous SCLK and CCLKs the acquisition time will change from conversion to conversion.

7.0 INPUT BYPASS CAPACITANCE

External capacitors (0.01 μF –0.1 μF) can be connected between the analog input pins, CH0–CH7, and analog ground to filter any noise caused by inductive pickup associated with long input leads. These capacitors will not degrade the conversion accuracy.

8.0 NOISE

The leads to each of the analog multiplexer input pins should be kept as short as possible. This will minimize input noise and clock frequency coupling that can cause conversion errors. Input filtering can be used to reduce the effects of the noise sources.


9.0 POWER SUPPLIES

Noise spikes on the V_A⁺ and V_D⁺ supply lines can cause conversion errors; the comparator will respond to the noise. The ADC is especially sensitive to any power supply spikes that occur during the auto-zero or linearity correction. The minimum power supply bypassing capacitors recommended are low inductance tantalum capacitors of 10 μ F or greater paralleled with 0.1 μ F monolithic ceramic capacitors. More or different bypassing may be necessary depending on the overall system requirements. Separate bypass capacitors should be used for the V_A⁺ and V_D⁺ supplies and placed as close as possible to these pins.

10.0 GROUNDING

The ADC12130/2/8's performance can be maximized through proper grounding techniques. These include the use of separate analog and digital ground planes. The digital ground plane is placed under all components that handle digital signals, while the analog ground plane is placed under all components that handle analog ground plane is placed under all components that handle analog ground plane are connected together at only one point, either the power supply ground or at the pins of the ADC. This greatly reduces the occurrence of ground loops and noise.

Shown in *Figure 18* is the ideal ground plane layout for the ADC12138 along with ideal placement of the bypass capacitors. The circuit board layout shown in *Figure 18* uses three bypass capacitors: 0.01 μ F (C1) and 0.1 μ F (C2) surface mount capacitors and 10 μ F (C3) tantalum capacitor.



11.0 CLOCK SIGNAL LINE ISOLATION

The ADC12130/2/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible from the conductors that carry the clock signals to the CCLK and SCLK pins. Ground traces parallel to the clock signal traces can be used on printed circuit boards to reduce clock signal interference on the analog input/ output pins.

12.0 THE CALIBRATION CYCLE

A calibration cycle needs to be started after the power supplies, reference, and clock have been given enough time to stabilize after initial turn-on. During the calibration cycle, correction values are determined for the offset voltage of the sampled data comparator and any linearity and gain errors. These values are stored in internal RAM and used during an analog-to-digital conversion to bring the overall full-scale, offset, and linearity errors down to the specified limits. Full-scale error typically changes ± 0.4 LSB over temperature and linearity error changes even less; therefore it should be necessary to go through the calibration cycle only once after power up if the Power Supply Voltage and the ambient temperature do not change significantly (see the curves in the Typical Performance Characteristics).

13.0 THE AUTO-ZERO CYCLE

To correct for any change in the zero (offset) error of the A/D, the auto-zero cycle can be used. It may be necessary to do an auto-zero cycle whenever the ambient temperature or the power supply voltage change significantly. (See the curves titled "Zero Error Change vs Ambient Temperature" and "Zero Error Change vs Supply Voltage" in the Typical Performance Characteristics.)

14.0 DYNAMIC PERFORMANCE

Many applications require the A/D converter to digitize AC signals, but the standard DC integral and differential nonlinearity specifications will not accurately predict the A/D converter's performance with AC input signals. The important specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise (S/N), signal-to-noise + distortion ratio (S/(N + D)), effective bits, full power bandwidth, aperture time and aperture jitter are quantitative measures of the A/D converter's capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. S/(N + D) and S/N are calculated from the resulting FFT data, and a spectral plot may also be obtained. Typical values for S/N are shown in the table of Electrical Characteristics, and spectral plots of S/(N + D) are included in the typical performance curves.

The A/D converter's noise and distortion levels will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. This can be seen in the S/(N + D) versus frequency curves. These curves will also give an indication of the full power bandwidth (the frequency at which the S/(N + D) or S/N drops 3 dB).

Effective number of bits can also be useful in describing the A/D's noise performance. An ideal A/D converter will have some amount of quantization noise, determined by its resolution, which will yield an optimum S/N ratio given by the following equation:


The effective bits of a real A/D converter, therefore, can be found by:

$$n(effective) = \frac{S/N(dB) - 1.76}{6.02}$$

As an example, this device with a differential signed 5V, 10 kHz sine wave input signal will typically have a S/N of 78 dB, which is equivalent to 12.6 effective bits.

15.0 AN RS232 SERIAL INTERFACE

Shown on the following page is a schematic for an RS232 interface to any IBM and compatible PCs. The DTR, RTS, and CTS RS232 signal lines are buffered via level translators and connected to the ADC12138's DI, SCLK, and DO pins, respectively. The D flip/flop is used to generate the \overline{CS} signal.



Note: V_A^+ , V_D^+ , and V_{REF}^+ on the ADC12138 each have 0.01 µF and 0.1 µF chip caps, and 10 µF tantalum caps. All logic devices are bypassed with 0.1 µF caps.

The assignment of the RS232 port is shown below

			B7	B6	B5	B4	B3	B2	B1	B0
COM1	Input Address	3FE	Х	Х	Х	CTS	Х	Х	Х	Х
	Output Address	3FC	Х	Х	Х	0	Х	Х	RTS	DTR

A sample program, written in Microsoft QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the A/D. This can be found from the Mode Programming table shown earlier. The data should be entered in "1"s and "0"s as shown in the table with DIO first. Next the program prompts for the number of SCLKs required for the programmed mode select instruction. For instance, to send all "0"s to the A/D, selects CH0 as the +input, CH1 as the –input, 12-bit conversion, and 13-bit MSB first data output format (if the sign bit was not turned off by a previous instruction). This would require 13 SCLK periods since the output data format is 13 bits. The part powers up with No Auto Cal, No Auto Zero, 10 CCLK Acquisition Time, 12-bit conversion, data out with sign, power up, 12- or 13-bit MSB First, and user mode. Auto Cal, Auto Zero, Power Up and Power Down instructions do not change these default settings. Since there is no \overline{CS} signal to synchronize the serial interface the following power up sequence should be followed:


- 1. Run the program
- 2. Prior to responding to the prompt apply the power to the ADC12138
- 3. Respond to the program prompts


It is recommended that the first instruction issued to the ADC12138 be Auto Cal (see Section 1.1).


Code Listing:

'variables DOL=Data Out word length, DI=Data string for A/D DI input,	
' DO=A/D result string	
'SET CS# HIGH	
OUT <&>H3FC, (<&>H2 OR INP (<&>H3FC)	'set RTS
HIGH	
OUT <&>H3FC, (<&>HFE AND INP(<&>H3FC)	'SET DTR LOW
OUT <&>H3FC, (<&>HFD AND INP (<&>H3FC)	'SET RTS LOW
OUT <&>H3FC, (<&>HEF AND INP(<&>H3FC))	'set B4 low
10	
LINE INPUT <“>DI data for ADC12138 (see Mode Table on data sheet)<”>;	DI\$
INPUT <“>ADC12138 output word length (12,13,16 or 17)<”>; DOL	
20	
'SET CS# HIGH	
OUT <&>H3FC, (<&>H2 OR INP (<&>H3FC)	'set RTS
HIGH	
OUT <&>H3FC, (<&>HFE AND INP(<&>H3FC)	'SET DTR LOW
OUT <&>H3FC, (<&>HFD AND INP (<&>H3FC)	'SET RTS LOW

'SET CS# LOW OUT <&>H3FC, (<&>H2 OR INP (<&>H3FC) 'set RTS HIGH OUT <&>H3FC, (<&>H1 OR INP(<&>H3FC) 'SET DTR HIGH OUT <&>H3FC, (<&>HFD AND INP (<&>H3FC) 'SET RTS LOW 'reset DO DO\$=<&ldquo> <&rdquo> variable OUT <&>H3FC, (<&>H1 OR INP(<&>H3FC) 'SET DTR HTGH OUT <&>H3FC, (<&>HFD AND INP(<&>H3FC)) 'SCLK low FOR N = 1 TO 8 Temp\$ = MID\$(DI\$, N, 1) IF Temp\$=<&ldquo>0<&rdquo> THEN OUT <&>H3FC, (<&>H1 OR INP(<&>H3FC)) ELSE OUT <&>H3FC, (<&>HFE AND INP(<&>H3FC)) END IF 'out DI OUT <&>H3FC, (<&>H2 OR INP(<&>H3FC)) 'SCLK high IF (INP(<&>H3FE) AND 16) = 16 THEN DO\$ = DO\$ + <&ldquo>0<&rdquo> ELSE DO\$ = DO\$ + <&ldquo>1<&rdquo> END IF 'Input DO OUT <&>H3FC, (<&>H1 OR INP(<&>H3FC) 'SET DTR HTGH OUT <&>H3FC, (<&>HFD AND INP(<&>H3FC)) 'SCLK low NEXT N IF DOL > 8 THEN FOR N=9 TO DOL OUT <&>H3FC, (<&>H1 OR INP(<&>H3FC) 'SET DTR HIGH OUT <&>H3FC, (<&>HFD AND INP(<&>H3FC)) 'SCLK low OUT <&>H3FC, (<&>H2 OR INP(<&>H3FC)) 'SCLK high IF (INP(<&>H3FE) AND <&>H1O) = <&>H1O THEN DO\$ = DO\$ + <&ldquo>0<&rdquo> ELSE DO\$ = DO\$ + <&ldquo>1<&rdquo> END IF NEXT N END TE OUT <&>H3FC, (<&>HFA AND INP(<&>H3FC)) 'SCLK low and DI high FOR N = 1 TO 500 NEXT N PRINT DOS INPUT <&ldquo>Enter <&ldquo>C<&rdquo> to convert else <&ldquo>RETURN<&rdquo> to alter DI data<&rdquo>; s\$ IF s\$ = <&ldquo>C<&rdquo> OR s\$ = <&ldquo>c<&rdquo> THEN GOTO 20 ELSE GOTO 10 END IF END







	Notes		
E SUPPORT POLICY TIONAL'S PRODUCTS ARE NOT A			
VICES OR SYSTEMS WITHOUT THE	HE EXPRESS WRITTEN	N APPROVAL OF THE PRES	DENT AND GENERAL
Life support devices or systems a systems which, (a) are intended for into the body, or (b) support or s whose failure to perform when pr accordance with instructions for use labeling, can be reasonably expected significant injury to the user.	surgical implant ustain life, and operly used in provided in the	A critical component is an support device or system v can be reasonably expecte the life support device or safety or effectiveness.	whose failure to perform d to cause the failure of
Corporation Europe Americas Factor Tel: 1-800-272-9959 E Fax: 1-800-737-7018 Deutsch Email: support@nsc.com English Français Français	Semiconductor Fax: +49 (0) 1 80-530 85 86 mail: europe.support@nsc.com Tei: +49 (0) 1 80-530 85 85 Tei: +49 (0) 1 80-532 93 58 Tei: +49 (0) 1 80-532 93 58 Tei: +49 (0) 1 80-534 16 80	National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com	National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.