查询DS90C365供应商



January 1999

National Semiconductor

DS90C385/DS90C365

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-85 MHz, +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-85 MHz


General Description

The DS90C385 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 297.5 Mbytes/sec. Also available is the DS90C365 that converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. Both transmitters can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Receiver (DS90CF386/ DS90CF366) without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 85 MHz shift clock support
- Best-in-Class Set & Hold Times on TxINPUTs Tx power consumption <130 mW (typ) @85MHz</p>
- Grayscale
- Tx Power-down mode <200µW (max)</p>
- Supports VGA, SVGA, XGA and Single/Dual Pixel SXGA.
- Narrow bus reduces cable size and cost
- Up to 2.38 Gbps throughput
- Up to 297.5 Megabytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package



DS100868 © 1999 National Semiconductor Corporation

www.national.com

S90C385/DS90C365 +3.3V Programmable LVDS Transmitter 24-Bit Flat Ink-85 MHz, +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Di

Display

(FPD Display

Link-85

MHz

Panel

Programmable

Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to +4V
CMOS/TTL Input Voltage	-0.5V to (V _{CC} + 0.3V)
LVDS Driver Output Voltage	-0.3V to (V _{CC} + 0.3V)
LVDS Output Short Circuit	
Duration	Continuous
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
Lead Temperature	
(Soldering, 4 sec)	+260°C
Maximum Package Power Dissi	pation Capacity @ 25°C
MTD56 (TSSOP) Package:	
DS90C385	1.63 W
MTD48 (TSSOP) Package:	
DS90C365	1.98 W
Package Derating:	
DS90C385	12.5 mW/°C above +25°C

Package Derating: DS90C365	16 mW/°C above +25°C
ESD Rating	
(HBM, 1.5kΩ, 100pF)	> 7 kV
(EIAJ, 0Ω, 200 pF)	> 500V
Latch Up Tolerance @ 25°C	> ±300mA

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T _A)	-10	+25	+70	°C
Supply Noise Voltage (V_{CC})			100	mV_{PP}
TxCLKIN frequency	20		85	MHz

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditio	Min	Тур	Max	Units	
CMOS/T	TL DC SPECIFICATIONS						
VIH	High Level Input Voltage			2.0		V _{cc}	V
V _{IL}	Low Level Input Voltage					0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	V _{IN} = 0.4V, 2.5V or V _C	с		+1.8	+10	μA
		V _{IN} = GND		-10	0		μA
LVDS DO	SPECIFICATIONS						
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$	$R_1 = 100\Omega$		345	450	mV
ΔV_{OD}	Change in V _{OD} between complimentary output states					35	mV
Vos	Offset Voltage (Note 4)			1.125	1.25	1.375	V
ΔV_{OS}	Change in V _{OS} between complimentary output states					35	mV
l _{os}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$			-3.5	-5	mA
l _{oz}	Output TRI-STATE® Current	Power Down= 0V, V_{OUT} = 0V or V_{CC}			±1	±10	μA
TRANSM	ITTER SUPPLY CURRENT						
ICCTW	Transmitter Supply Current	$R_{L} = 100\Omega,$	f = 32.5 MHz		31	45	mA
	Worst Case	$C_L = 5 \text{ pF},$	f = 40 MHz		32	50	mA
	DS90C385	Worst Case Pattern	f = 65 MHz		37	55	mA
		(Figures 1, 4)	f = 85 MHz		42	60	mA
ICCTG	Transmitter Supply Current	R _L = 100Ω,	f = 32.5 MHz		29	38	mA
	16 Grayscale	C _L = 5 pF,	f = 40 MHz		30	40	mA
	DS90C385	16 Grayscale Pattern	f = 65 MHz		35	45	mA
		(Figures 2, 4)	f = 85 MHz		39	50	mA
ICCTW	Transmitter Supply Current	R _L = 100Ω,	f = 32.5 MHz		28	42	mA
	Worst Case	C _L = 5 pF,	f = 40 MHz		29	47	mA
	DS90C365	Worst Case Pattern	f = 65 MHz		34	52	mA
		(Figures 1, 4)	f = 85 MHz		39	57	mA

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditio	Min	Тур	Max	Units	
TRANSM	ITTER SUPPLY CURRENT						
ICCTG	Transmitter Supply Current	R _L = 100Ω,	f = 32.5 MHz		26	35	mA
	16 Grayscale	C _L = 5 pF,	f = 40 MHz		27	37	mA
	DS90C365	16 Grayscale Pattern	f = 65 MHz		32	42	mA
		(Figures 3, 4)	f = 85 MHz		36	47	mA
ICCTZ	Transmitter Supply Current	Power Down = Low			10	55	μA
	Power Down	Driver Outputs in TRI-S	TATE under				
		Power Down Mode					

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 3.3V and T _A = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: V_{OS} previously referred as V_{CM} .

.

Recommended Transmitter Input Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units
TCIT	TxCLK IN Transition Time (Figure 6)	1.0		6.0	ns
TCIP	TxCLK IN Period (Figure 7)	11.76	Т	50	ns
TCIH	TxCLK IN High Time (Figure 7)	0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 7)	0.35T	0.5T	0.65T	ns
TXIT	TxIN Transition Time	1.5		6.0	ns

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified


Symbol	Parameter	Min	Тур	Max	Units	
LLHT	LVDS Low-to-High Transition Time (Figure 5)		0.75	1.5	ns	
LHLT	LVDS High-to-Low Transition Time (Figure 5)			0.75	1.5	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figures 13, 14) (Note 5)	f = 40 MHz	-0.25	0	0.25	ns
TPPos1	Transmitter Output Pulse Position for Bit 1]	3.32	3.57	3.82	ns
TPPos2	Transmitter Output Pulse Position for Bit 2]	6.89	7.14	7.39	ns
TPPos3	Transmitter Output Pulse Position for Bit 3]	10.46	10.71	10.96	ns
TPPos4	Transmitter Output Pulse Position for Bit 4	1	14.04	14.29	14.54	ns
TPPos5	Transmitter Output Pulse Position for Bit 5	1	17.61	17.86	18.11	ns
TPPos6	Transmitter Output Pulse Position for Bit 6]	21.18	21.43	21.68	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figures 13, 14) (Note 5)	f = 65 MHz	-0.20	0	0.20	ns
TPPos1	Transmitter Output Pulse Position for Bit 1]	2.00	2.20	2.40	ns
TPPos2	Transmitter Output Pulse Position for Bit 2	1	4.20	4.40	4.60	ns
TPPos3	Transmitter Output Pulse Position for Bit 3	1	6.39	6.59	6.79	ns
TPPos4	Transmitter Output Pulse Position for Bit 4	1	8.59	8.79	8.99	ns
TPPos5	Transmitter Output Pulse Position for Bit 5	1	10.79	10.99	11.19	ns
TPPos6	Transmitter Output Pulse Position for Bit 6	1	12.99	13.19	13.39	ns

Symbol	Parameter			Тур	Max	Units
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figures 13, 14) (Note 5)	f = 85 MHz	-0.20	0	0.20	ns
TPPos1	Transmitter Output Pulse Position for Bit 1	1	1.48	1.68	1.88	ns
TPPos2	Transmitter Output Pulse Position for Bit 2	1	3.16	3.36	3.56	ns
TPPos3	Transmitter Output Pulse Position for Bit 3	1	4.84	5.04	5.24	ns
TPPos4	Transmitter Output Pulse Position for Bit 4]	6.52	6.72	6.92	ns
TPPos5	Transmitter Output Pulse Position for Bit 5]	8.20	8.40	8.60	ns
TPPos6	Transmitter Output Pulse Position for Bit 6]	9.88	10.08	10.28	ns
TSTC	TxIN Setup to TxCLK IN (Figure 7)	•	2.5			ns
THTC	TxIN Hold to TxCLK IN (Figure 7)		0			ns
TCCD	TxCLK IN to TxCLK OUT Delay (Figure 8) T _A =25°C,V _{CC} =3.3V		3.8		6.3	ns
	TxCLK IN to TxCLK OUT Delay (Figure 8)		2.8		7.1	ns
TJCC	Transmitter Jitter Cycle-to-Cycle (Figures 15, 16) (Note 6)	f = 85 MHz		210	230	ps
		f = 65 MHz		210	230	ps
		f = 40 MHz		350	370	ps
TPLLS	Transmitter Phase Lock Loop Set (Figure 9)				10	ms
TPDD	Transmitter Power Down Delay (Figure 12)				100	ns


Note 5: The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This parameter is functionality tested only on Automatic Test Equipment (ATE).


Note 6: The limits are based on bench characterization of the device's jitter response over the power supply voltage range. Output clock jitter is measured with a cycle-to-cycle jitter of +/-3ns applied to the input clock signal while data inputs are switching (See Figures 15 and 16). A jitter event of 3ns, represents worse case jump in the clock edge from most graphics controller VGA chips currently available. This parameter is used when calculating system margin as described in AN-1059.

AC Timing Diagrams





4







www.national.com






www.national.com







Pin Name	I/O	No.	Description
PWR DOWN	I	1	TTL level input. When asserted (low input) TRI-STATES the outputs, ensuring low current at power down.
V _{cc}	1	3	Power supply pins for TTL inputs.
GND	1	4	Ground pins for TTL inputs.
PLL V _{CC}	1	1	Power supply pin for PLL.
PLL GND	I	2	Ground pins for PLL.
LVDS V _{CC}	1	1	Power supply pin for LVDS outputs.
LVDS GND	1	3	Ground pins for LVDS outputs.

Applications Information

The DS90C385/DS90C365 are backward compatible with the DS90C383/DS90C363, DS90C383A/DS90C363A and are a pin-for-pin replacement. The device (DS90C385/ DS90C365) utilizes a different PLL architecture employing an internal 7X clock for enhanced pulse position control.

This device (DS90C385/DS90C365) also features reduced variation of the TCCD parameter which is important for dual pixel applications. (See AN-1084) TCCD variation has been measured to be less than 500ps at 85MHz under normal operating conditions.


This device may also be used as a replacement for the DS90CF583/563 (5V, 65MHz) and DS90CF581/561 (5V, 40MHz) FPD-Link Transmitters with certain considerations/ modifications:


Transmitter Clock Jitter Cycle-to-Cycle


Figures 15 and 16 illustrate the timing of the input clock relative to the input data. The input clock (TxCLKin) is intentionally shifted to the left –3ns and +3ns to the right when data (Txin0-27) is high. This 3ns of cycle-to-cycle clock jitter is re-


- 1. Change 5V power supply to 3.3V. Provide this supply to the V_{CC}, LVDS V_{CC} and PLL V_{CC} of the transmitter.
- The DS90C385/DS90C365 transmitter input and control inputs accept 3.3V TTL/CMOS levels. They are not 5V tolerant.
- To implement a falling edge device for the DS90C385/ DS90C365, the R_FB pin may be tied to ground OR left unconnected (an internal pull-down resistor biases this pin low). Biasing this pin to Vcc implements a rising edge device.

peated at a period of 2 μ s, which is the period of the input data (1 μ s high, 1 μ s low). At different operating frequencies the N Cycle is changed to maintain the desired 3ns cycle-to-cycle jitter at 2 μ s period.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.