### 查询LM1290供应商



January 1997



National Semiconductor

# LM1290 **Autosync Horizontal Deflection Processor**

### **General Description**

The LM1290 is a high-performance, low-cost deflection solution for autosync monitors.


The LM1290 provides full autosync capability, DC controls and complete freedom from manufacturing trims. Its continuous capture range is from 22 kHz to 110 kHz (1:5). Mode change frequency ramping, for protection of the horizontal deflection output transistor, is programmable by using an external capacitor.

Together with the National Semiconductor LM1296 Raster Geometry Correction System for Multi-Frequency Displays, excellent performance is offered. The two-chip solution provides the advantage of good jitter performance, simplified board layout, and lower system cost.

The LM1290 is packaged in a 14-pin plastic DIP package.

#### **Features**

- Full autosync-22 kHz to 110 kHz with no component switching or external adjustments
- No manufacturing trims needed internal VCO capacitor trimmed on chip
- Sample-and-hold circuit for fast top-of-screen phase recovery, even when using composite sync
- DC-controlled H phase and duty cycle
- Resistor-programmable minimum VCO frequency
- Excellent jitter performance
- X-ray input disables H drive until V<sub>cc</sub> powered down
- Low  $V_{CC}$  disables H drive ( $V_{CC}$  < 8.5V)
- H output transistor protected against accidental turn on during flyback
- Capacitor-programmable frequency ramping, df<sub>VCO</sub> / dt, protects H output transistor during scanning mode changes



Absolute Maximum Ratings (Notes 1, 3) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> ) Input Voltage (V <sub>DC</sub> )	15V
Pin 1	8V
PINT	8V
Pins 3, 4, 5, 6	V <sub>cc</sub>
Pin 10	$1.0V < V_{DC} < 7.5V$
Pin 12	10V
Output Sink Current, Pin 7	130 mA
Power Dissipation (P <sub>D</sub> ) (Above 25°C, derate based on θ <sub>JA</sub>	
and $T_{J}$ )	1.65W

Thermal Resistance $(\theta_{JA})$	75°C/W
Junction Temperature (T <sub>J</sub> )	150°C
ESD Susceptibility (Note 5)	3.5 kV
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering 10 seconds)	265°C

## **Operating Ratings** (Note 2)

Operating Temperature Range	-20°C to +80°C
Supply Voltage	$10.8V \leq V_{CC} \leq 13.2V$

### **Electrical Characteristics**

•

See Test Circuit (*Figure 2*) ;  $T_A = 25^{\circ}C$ ;  $V_{CC} = 12V$ ;  $V_5 = 0V$  unless otherwise stated.

Parameter	Condition	Typical	Limit	Units
		(Note 6)	(Note 7)	
Supply Current (Pin 14)	Pin 3 and Pin 7 Open Circuit,	30	40	mA (max
	Pin 1 = -100 µA			
Minimum Capture Frequency	H Sync Duty Cycle = 10%;	10	22	kHz (max
Maximum Capture Frequency	Pin 1 (f <sub>MIN</sub> ) Open	115	110	kHz (min)
H/HV SYNC Input (Pin 3)	High Level		2.2	V (min)
Threshold Voltage	Low Level		0.8	V (max)
H/HV SYNC Input (Pin 3)		26	24	%
Maximum Sync Tip Duty Cycle				
H/HV SYNC Input (Pin 3)	f <sub>H</sub> = 22 kHz	5		%
Minimum Sync Tip Duty Cycle				
H/HV POLARITY (Pin 2)	C <sub>POL</sub> = 0.1 μF; I <sub>OL</sub> = +1 μA	0.05	0.4	V (max)
Low Level Output Voltage, V <sub>OL</sub>				
H/HV POLARITY (Pin 2)	C <sub>POL</sub> = 0.1 μF; I <sub>OL</sub> = -1 μA	4.5	4	V (min)
High Level Output Voltage, V <sub>OH</sub>				
FVC Gain	22 kHz ≤ f <sub>H</sub> ≤ 110 kHz	0.055		V/kHz
VCO Gain	22 kHz $\leq f_{VCO} \leq 110$ kHz	18.2		kHz/V
Phase Detector 1 Gain	H Sync Duty Cycle = 10%:			– μA/radian
	f <sub>H</sub> = 110 kHz	120		
	$f_{H} = 60 \text{ kHz}$	80		
	$f_{H} = 22 \text{ kHz}$	30		
Phase Detector 1 Output Impedance		20		kΩ
(Pin 12)				
Phase Detector 1 Leakage Current +	H/HV SYNC Input Grounded	0.3	2	μA
VCO Bias Current (Pin 12)				
Jitter	f <sub>H</sub> = 110 kHz (Note 8)	0.9		
	$f_{\rm H} = 90 \text{ kHz}$	1.1		1
	$f_{H} = 60 \text{ kHz}$	1.6		ns p-p
	f <sub>H</sub> = 31 kHz	3.6		
	f <sub>H</sub> = 22 kHz	5.8		
Free Run Frequency Variation	$I_1 = -225 \mu\text{A}$	32	34	kHz (max
		26	25	kHz (min)
H Drive Phase Control Gain	V <sub>10</sub> = 2V to 6V (Note 11)	8.89		% T <sub>H</sub> /V
		(32)		(°/V)

See Test Circuit ( <i>Figure 2</i> ); $T_A = 25^{\circ}C$ ; $V_{CC} = 12V$ ; $V_5 = 0V$ unless otherwise stated.						
Parameter	Condition	Typical	Limit	Units		
		(Note 6)	(Note 7)			
H Drive Phase Control Range	V <sub>10</sub> = 3.6V to 7V (Notes 9, 11)	±14		%Т <sub>Н</sub>		
	(See Application Hint #3)					
H Drive Duty Cycle Control Gain	V <sub>4</sub> = 0V to 4V (Note 10)	10.8		%/V		
H Drive Duty Cycle Maximum (Pin 7)	V <sub>4</sub> = 0V (Note 10)	68	63	% (min)		
H Drive Duty Cycle Minimum (Pin 7)	$V_4 = 4V$ (Note 10)	25	35	% (max)		
H Drive Low Level Output Voltage (Pin 7)	I <sub>OL</sub> = 100 mA	0.7		V		
Flyback Input Threshold Voltage (Pin 6)	Positive-Going Flyback Pulse	2.2		V		
Maximum Allowable Storage Delay of	From H Drive Rising Edge to					
Horizontal Deflection Output Transistor	Center of Flyback Pulse	30		%Т <sub>Н</sub>		
Plus Half of Flyback Pulse Width						
V <sub>CC</sub> Lockout Threshold Voltage	V <sub>CC</sub> Below Threshold:		8.5	V (max)		
(Pin 14)	H Drive Output Disabled					
	V <sub>CC</sub> Above Threshold:		10.5	V (min)		
	H Drive Output Enabled					
X-Ray Shutdown Threshold Voltage	Above Threshold:	1.85	2	V (min)		
(Pin 5)	H Drive Output Disabled					

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$  and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any elevated temperature is  $P_D = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{JMAX} = 150^{\circ}C$ . The typical thermal resistance ( $\theta_{JA}$ ) of the LM1290N is 75<sup>o</sup>C/W.

Note 5: Human Body model, 100 pF capacitor discharged through a 1.5  $k\Omega$  resistor.

Note 6: Typical specifications are at  $T_A = 25^{\circ}C$  and represent most likely parametric norm.


Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: The standard deviation,  $\sigma$ , of the flyback pulse period is measured with a HP 53310A Modulation Domain Analyzer. Peak-to-peak jitter of the flyback pulse is defined by  $6\sigma$ .

Note 9: A positive phase value represents a phase lead of the flyback pulse peak with reference to the center of H sync.

Note 10: The duty cycle is measured under the conditions of free run with  $I_1 = -100 \ \mu$ A,  $T_{FBP} = 3 \ \mu$ s and  $T_d = 3.5 \ \mu$ s where  $T_{FBP}$  and  $T_d$  are the flyback pulse width and the turn off delay of the H deflection output transistor respectively.

Note 11: T<sub>H</sub> is defined as the total time of one horizontal line.



### **Pin Descriptions**

See *Figure 4* through *Figure 10* for input and output schematics.

**Pin 1**— $f_{MIN}$ : A resistor from this pin to ground sets the free run frequency of the LM1290. The free run frequency should be set typically as:

 $f_{MIN} = 0.85(f_{MINLOCK}) - 2 \text{ kHz}$ 

where  $f_{\text{MINLOCK}}$  is the minimum lock frequency required for the application. The resistance required to set this frequency is approximately:

$$R_{\rm MIN} \approx \frac{5.475 \times 10^8}{f_{\rm MIN}} - 500 \Omega$$

For example, to find  $R_{\text{MIN}}$  for VGA which has  $f_{\text{MINLOCK}}$  = 31.469 kHz,

$$R_{\text{MIN}} \approx \frac{5.475 \times 10^8}{24749} - 500 = 21622\Omega$$


Rounding to the closest standard 1% resistor gives  $R_{MIN}$  = 21.5 k $\Omega.$ 

**Pin 2— H/HV POLARITY:** A 0.1  $\mu$ F capacitor is connected from this pin to ground for detecting the polarity of H/HV sync at pin 3. A low logic level at pin 2 indicates active-high H/HV sync to pin 3, a high level indicates active-low. See *Figure 4* for the output schematic.

**Pin 3**—**H/HV SYNC:** This input pin accepts DC-coupled H or composite sync of either polarity. For best noise immunity, a resistor of 2 k $\Omega$  or less should be connected from this pin to pin 8 (GND) via a short path. See *Figure 5* for the input schematic.

**Pin 4 — DUTY CYCLE:** A DC voltage applied to this pin sets the duty cycle of the H DRIVE output (pin 7), with a range of approximately 30% to 70%. 2V sets the duty cycle to approximately 50%. See *Figure 6* for the input schematic.

 $\mbox{Pin 5-X-RAY:}$  This pin is for monitoring CRT anode voltage. If the input voltage exceeds an internal threshold, H



DRIVE output (pin 7) is latched high.  $V_{\rm CC}$  has to be reduced to below approximately 2V to clear the latched condition, i.e., power must be turned off. See *Figure 7* for the input schematic.

**Pin 6**—**FLYBACK:** Input pin for phase detector 2. For best operation, the flyback peak should be at least 5V but not greater than  $V_{CC}$ . Any pulse width greater than 1.5 µs is acceptable. See *Figure 8* for the input schematic.

**Pin 7—H DRIVE:** This is an open-collector output which provides the drive pulse for the high power deflection circuit. The pulse duty cycle is controlled by pin 4. Polarity convention: Horizontal deflection output transistor is on when H DRIVE OUT is low. See *Figure 9* for the output schematic.

**Pin 8—GND:** System ground. For best jitter performance, all bypass capacitors should be connected to this pin via short paths.

**Pin 9—PD2 FILTER:** The low-pass filter cap of between 0.01  $\mu$ F to 1  $\mu$ F for the output of phase detector 2 is connected from this pin to pin 8 (GND) via a short path. A smaller value increases the response.


**Pin 10—PHASE:** A DC control voltage applied to this pin sets the phase of the flyback pulse with respect to the center of H sync. See *Figure 10* for the input schematic.


**Pin 11—FVC FILTER:** A 1  $\mu$ F capacitor is connected from this pin to pin 8 (GND) via a short path.

**Pin 12—PD1 OUT/VCO IN:** Phase detector 1 has a gated charge pump output which requires an external low-pass filter. For best jitter performance, the filter should be grounded to pin 8 (GND) via a short path. If a voltage source is applied to this pin, the phase detector is disabled and the VCO can be controlled directly.

**Pin 13**—**V**<sub>REF</sub>: This is the decoupling pin for the internal 8.2V reference. It should be decoupled to pin 8 (GND) via a short path with a cap of at least 470  $\mu$ F. Do not load this pin. **Pin 14**—**V**<sub>CC</sub>: 12V nominal power supply pin. This pin

should be decoupled to pin 8 (GND) via a short path with a cap of at least 47  $\mu$ F.





### **Application Hints**

- Phase Control for Geometry Correction: Pin 10 (PHASE) is designed to control static phase (picture horizontal position) as well as dynamic phase for geometry correction. Complete control of static and dynamic phase can be achieved by superposing a correction waveform (Sawtooth and/or parabola) on the DC control voltage at pin 10 (see *Figure 12*).
- Programmable Frequency Ramping: H frequency transitions from high to low present a special problem for deflection output stages without current limiting. If, during such a transition, the output transistor on-time increases excessively before the B+ voltage has decreased to its final level, then the deflection inductor current ramps too high and the induced flyback pulse can exceed the breakdown voltage, BV<sub>CEX</sub>, of the output transistor. To prevent this, the rate of change of the VCO frequency must be limited.

Consider a scanning mode transition at t = 0 from  $f_1$  to  $f_2$ . The VCO frequency as a function of time,  $f_{VCO}(t)$ , is described by the equation,

 $f_{VCO}(t) \cong f_1 + (f_2 - f_1) (1 - \exp(-t/\tau)),$ 

where  $\tau$  = 40 x 10<sup>3</sup> x C<sub>FVC</sub>.

The above equation can be used to predict VCO behavior during frequency transitions, but in practice the value of  $C_{\rm FVC}$  is most easily determined empirically. In general, large values minimize the chance of exceeding  ${\rm BV}_{\rm CEX},$  but generate long PLL capture times.

3. Phase Voltage Range vs Delay Time: The recommended phase voltage range to use on pin 10 (PHASE) depends on the delay time of the deflection output stage. Delay time is defined as the time from the rising edge of H Drive to the center of flyback. For best performance the phase voltage range should be in the unshaded area of *Figure 11*.






FIGURE 11.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.