## SYNCHRONOUS BURST SRAM

## 128K x 18 SRAM <br> ＋3．3V POWER SUPPLY， REGISTERED INPUTS，BURST COUNTER

## FEATURES

－Fast access times： $8,8.5,10$ ，and 11 ns
－Fast clock speed： 100,90 ，and 67 MHz
－Provide high performance 2－1－1－1 access rate
－Fast OE\＃access times： $3.5,4.0,4.5$ ，and 5.0 ns
－ $3.3 \mathrm{~V}-5 \%$ and $+10 \%$ power supply
－Separate isolated output buffer supply compatible with 3.3 V and 2.5 V I／O（VCCQ）： 2.375 V to 3.6 V
－ 5 V tolerant inputs except I／O＇s
－Clamp diodes to VSS／VSSQ at all inputs and outputs
－Common data inputs and data outputs
－BYTE WRITE ENABLE and GLOBAL WRITE control
－Three chip enables for depth expansion and address pipeline
－Address，data and control registers
－Internally self－timed WRITE CYCLE
－Burst control pins（interleaved or linear burst sequence）
－Automatic power－down for portable applications
－High density，high speed packages

## OPTIONS

－Timing
8ns access／10ns cycle
8.5 ns access $/ 11 \mathrm{~ns}$ cycle

10 ns access $/ 15 \mathrm{~ns}$ cycle
11 ns access $/ 15 \mathrm{~ns}$ cycle

## MARKING

－8
－9
－10
－11
－Packages
100－pin TQFP
T

## GENERAL DESCRIPTION

The Galvantech Synchronous Burst SRAM family employs high－speed，low power CMOS designs using advanced triple－layer polysilicon，double－layer metal technology．Each memory cell consists of four transistors and two high valued resistors．

The GVT71128B18 SRAM integrates 131，072x18 SRAM cells with advanced synchronous peripheral circuitry and a 2－bit counter for internal burst operation．All synchronous inputs are gated by registers controlled by a positive－edge－triggered clock input（CLK）．The synchronous inputs include all addresses，all data inputs，address－pipelining chip enable（CE\＃），depth－expansion chip enables（CE2\＃and CE2），burst control inputs（ADSC\＃，ADSP\＃，and ADV\＃）， write enables（WEL\＃，WEH\＃，and BWE\＃），and global write （GW\＃）．

Asynchronous inputs include the output enable（OE\＃）， burst mode control（MODE），and sleep mode control（ZZ）． The data outputs（DQ），enabled by OE\＃，are also asynchronous．

Addresses and chip enables are registered with either address status processor（ADSP\＃）or address status controller （ADSC\＃）input pins．Subsequent burst addresses can be internally generated as controlled by the burst advance pin （ADV\＃）．

Address，data inputs，and write controls are registered on－ chip to initiate self－timed WRITE cycle．WRITE cycles can be one or two bytes wide as controlled by the write control inputs．Individual byte enables allow individual bytes to be written．WEL\＃controls DQ1－DQ8 and DQP1．WEH\＃ controls DQ9－DQ16 and DQP2．WEL\＃and WEH\＃can be active only with BWE\＃being LOW．GW\＃being LOW causes all bytes to be written．

The GVT71128B18 operates from a +3.3 V power supply． All inputs and outputs are TTL－compatible．The device is ideally suited for 486 ，Pentium ${ }^{\text {TM }}$ ，680x0，and PowerPC ${ }^{\text {тм }}$ systems and for systems that are benefited from a wide synchronous data bus．

## FUNCTIONAL BLOCK DIAGRAM



NOTE: The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information.

## PIN ASSIGNMENT (Top View)



## PIN DESCRIPTIONS

| QFP PINS | SYMBOL | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 37,36,35,34,33,32, \\ & 100,99,82,81,80,48, \\ & 47,46,45,44,49 \\ & \hline \end{aligned}$ | A0-A16 | InputSynchronous | Addresses: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle. |
| 93, 94 | WEL\#, WEH\# | InputSynchronous | Byte Write Enables: A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. WEL\# controls DQ1-DQ8 and DQP1. WEH\# controls DQ9-DQ16 and DQP2. Data I/O are high impedance if either of these inputs are LOW, conditioned by BWE\# being LOW. |
| 87 | BWE\# | InputSynchronous | Write Enable: This active LOW input gates byte write operations and must meet the setup and hold times around the rising edge of CLK. |
| 88 | GW\# | InputSynchronous | Global Write: This active LOW input allows a full 18-bit WRITE to occur independent of the BWE\# and WEn\# lines and must meet the setup and hold times around the rising edge of CLK. |
| 89 | CLK | InputSynchronous | Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. |
| 98 | CE\# | Input- <br> Synchronous | Chip Enable: This active LOW input is used to enable the device and to gate ADSP\#. |
| 92 | CE2\# | Input- <br> Synchronous | Chip Enable: This active LOW input is used to enable the device. |

PIN DESCRIPTIONS (continued)

| QFP PINS | SYMBOL | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 97 | CE2 | inputSynchronous | Chip enable: This active HIGH input is used to enable the device. |
| 86 | OE\# | Input | Output Enable: This active LOW asynchronous input enables the data output drivers. |
| 83 | ADV\# | InputSynchronous | Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance). |
| 84 | ADSP\# | InputSynchronous | Address Status Processor: This active LOW input, along with CE\# being LOW, causes a new external address to be registered and a READ cycle is initiated using the new address. |
| 85 | ADSC\# | InputSynchronous | Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs. |
| 31 | MODE | Input- <br> Static | Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED BURST. |
| 64 | ZZ | Input-Asynchronous | Snooze: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect). |
| $\begin{gathered} \hline 58,59,62,63,68,69, \\ 72,73,8,9,12,13,18, \\ 19,22,23 \end{gathered}$ | DQ1-DQ16 | Input/ Output | Data Inputs/Outputs: Low Byte is DQ1-DQ8. Hlgh Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK. |
| 74, 24 | $\begin{aligned} & \text { DQP1, } \\ & \text { DQP2 } \end{aligned}$ | Input/ Output | Parity Inputs/Outputs: DQP1 is parity bit for DQ1-DQ8 and DQP2 is parity bit for DQ9-DQ16. |
| 15, 41,65, 91 | VCC | Supply | Power Supply: $+3.3 \mathrm{~V}-5 \%$ and $+10 \%$ |
| 17, 40, 67, 90 | VSS | Ground | Ground: GND. |
| $\begin{gathered} 4,11,20,27,54,61, \\ 70,77 \end{gathered}$ | VCCQ | I/O Supply | Output Buffer Supply: +2.375 to 3.6V |
| $\begin{gathered} 5,10,21,26,55,60, \\ 71,76 \end{gathered}$ | VSSQ | I/O Ground | Output Buffer Ground: GND |
| 1-3, 6, 7, 14, 16, 25, 28-30, 38, 39, 42, 43, 51-50, 53, 56, 57, 66, 75, 78, 79, 80, 95, 96 | NC | - | No Connect: These signals are not internally connected. |

BURST ADDRESS TABLE (MODE = NC/VCC)

| First Address <br> (external) | Second Address <br> (internal) | Third Address <br> (internal) | Fourth Address <br> (internal) |
| :---: | :---: | :---: | :---: |
| A...A00 | A...A01 | A...A10 | A...A11 |
| A...A01 | A...A00 | A...A11 | A...A10 |
| A...A10 | A...A11 | A...A00 | A...A01 |
| A...A11 | A...A10 | A...A01 | A...A00 |

BURST ADDRESS TABLE (MODE = GND)

| First Address <br> (external) | Second Address <br> (internal) | Third Address <br> (internal) | Fourth Address <br> (internal) |
| :---: | :---: | :---: | :---: |
| A...A00 | A...A01 | A...A10 | A...A11 |
| A...A01 | A...A10 | A...A11 | A...A00 |
| A...A10 | A...A11 | A...A00 | A...A01 |
| A...A11 | A...A00 | A...A01 | A...A10 |

## TRUTH TABLE

| OPERATION | $\begin{gathered} \hline \text { ADDRESS } \\ \text { USED } \\ \hline \end{gathered}$ | CE\# | CE2\# | CE2 | ADSP\# | ADSC\# | ADV\# | WRITE\# | OE\# | CLK | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected Cycle, Power Down | None | H | X | X | X | L | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | X | L | L | X | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | H | X | L | X | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | X | L | H | L | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | H | X | H | L | X | X | X | L-H | High-Z |
| READ Cycle, Begin Burst | External | L | L | H | L | X | X | X | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | H | L | X | X | X | H | L-H | High-Z |
| WRITE Cycle, Begin Burst | External | L | L | H | H | L | X | L | X | L-H | D |
| READ Cycle, Begin Burst | External | L | L | H | H | L | X | H | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | H | H | L | X | H | H | L-H | High-Z |
| READ Cycle, Continue Burst | Next | X | X | X | H | H | L | H | L | L-H | Q |
| READ Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | L-H | High-Z |
| READ Cycle, Continue Burst | Next | H | X | X | X | H | L | H | L | L-H | Q |
| READ Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | L-H | High-Z |
| WRITE Cycle, Continue Burst | Next | X | X | X | H | H | L | L | X | L-H | D |
| WRITE Cycle, Continue Burst | Next | H | X | X | X | H | L | L | X | L-H | D |
| READ Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | L-H | High-Z |
| READ Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | L-H | High-Z |
| WRITE Cycle, Suspend Burst | Current | X | X | X | H | H | H | L | X | L-H | D |
| WRITE Cycle, Suspend Burst | Current | H | X | X | X | H | H | L | X | L-H | D |

Note: 1. X means "don't care." H means logic HIGH. L means logic LOW. WRITE\# = L means [BWE\# + WEL\#*WEH\#]*GW\# equals LOW. WRITE\# $=\mathrm{H}$ means [BWE\# + WEL\#*WEH\#]*GW\# equals HIGH.
2. WEL\# enables write to DQ1-DQ8 and DQP1. WEH\# enables write to DQ9-DQ16 and DQP2.
3. All inputs except OE\# must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
4. Suspending burst generates wait cycle.
5. For a write operation following a read operation, OE\# must be HIGH before the input data required setup time plus High-Z time for OE\# and staying HIGH throughout the input data hold time.
6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
7. ADSP\# LOW along with chip being selected always initiates an READ cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting WRITE\# LOW for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for clarification.

## PARTIAL TRUTH TABLE FOR READ/WRITE

| FUNCTION | GW\# | BWE\# | WEH\# | WEL\# |
| :--- | :---: | :---: | :---: | :---: |
| READ | H | H | X | X |
| READ | H | L | H | H |
| WRITE one byte | H | L | L | H |
| WRITE all bytes | H | L | L | L |
| WRITE all bytes | L | X | X | X |


| ABSOLUTE MAXIMUM RATINGS* |  |
| :---: | :---: |
| Voltage on VCC Supply Relative to VSS...-0.5V to +4.6 V |  |
|  | ...-0.5V to VCC+0.5V |
| Storage Temperature (plastic) | ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |
| Junction Temperature | ......... $+125^{\circ}$ |
| Power Dissipation | 1.4 W |
| Short Circuit Output Current | . 100 mA |Voltage on VCC Supply Relative to VSS...-0.5V to +4.6 V

$$
\mathrm{V}_{\mathrm{IN}} .
$$ -0.5 V to $\mathrm{VCC}+0.5 \mathrm{~V}$

Storage Temperature (plastic) ....................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$
Junction Temperature$125^{\circ}$
Short Circuit Output Current ..... 100 mA
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{a}} \leq 70^{\circ} \mathrm{C} ; \mathrm{VCC}=3.3 \mathrm{~V}-5 \%\right.$ and $+10 \%$ unless otherwise noted $)$

| DESCRIPTION | CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Input High (Logic 1) voltage |  | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | $\mathrm{VCC}+0.3$ | V | 1,2 |
| Input Low (Logic 0) Voltage |  | $\mathrm{V}_{\mathrm{II}}$ | -0.3 | 0.8 | V | 1,2 |
| Input Leakage Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{VCC}$ | $\mathrm{I}_{\mathrm{I}}$ | -2 | 2 | uA | 14 |
| Output Leakage Current | Output $(\mathrm{s})$ disabled, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{VCC}$ | $\mathrm{I}_{\mathrm{O}}$ | -2 | 2 | uA |  |
| Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V | 1,11 |
| Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OL}}$ |  | 0.8 | V | 1,11 |
| Supply Voltage |  | VCC | 3.135 | 3.6 | V | 1 |
| $\mathrm{I} / \mathrm{O}$ Supply | VCCQ | 2.375 | 3.6 |  |  |  |


| DESCRIPTION | CONDITIONS | SYM | TYP | -8 | -9 | -10 | -11 | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Current: Operating | Device selected; all inputs $\leq \mathrm{V}_{\mathrm{IL}}$ or $\geq$ $\mathrm{V}_{\mathrm{IH}} ;$ cycle time $\geq \mathrm{t}$ KC MIN; VCC $=\mathrm{MAX}$; outputs open | Icc | 200 | 300 | 280 | 260 | 260 | mA | 3, 12, 13 |
| CMOS Standby | Device deselected; VCC = MAX; <br> all inputs $\leq$ VSS +0.2 or $\geq$ VCC -0.2; <br> all inputs static; CLK frequency $=0$ | $\mathrm{I}_{\text {SB2 }}$ | 1 | 2 | 2 | 2 | 2 | mA | 12,13 |
| TTL Standby | Device deselected; all inputs $\leq \mathrm{V}_{\mathrm{IL}}$ or $\geq \mathrm{V}_{\mathrm{IH}}$; all inputs static; VCC = MAX; CLK frequency $=0$ | $\mathrm{I}_{\text {SB3 }}$ | 4 | 10 | 10 | 10 | 10 | mA | 12,13 |
| Clock Running | Device deselected; <br> all inputs $\leq V_{\text {IL }}$ or $\geq V_{\text {IH }}$; VCC $=$ MAX; <br> CLK cycle time $\geq{ }^{\text {t }}$ KC MIN | $\mathrm{I}_{\text {SB4 }}$ | 60 | 95 | 90 | 80 | 80 | mA | 12,13 |

## AC ELECTRICAL CHARACTERISTICS

(Note 5) $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} ; \mathrm{VCC}=3.3 \mathrm{~V}-5 \%\right.$ and $\left.+10 \%\right)$

| DESCRIPTION |  | -8 |  | -9 |  | -10 |  | -11 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYM | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| Clock |  |  |  |  |  |  |  |  |  |  |  |
| Clock cycle time | ${ }^{\text {t }}$ KC | 10 |  | 11 |  | 15 |  | 15 |  | ns |  |
| Clock HIGH time | ${ }^{\text {t }}$ KH | 4 |  | 4.5 |  | 5 |  | 5 |  | ns |  |
| Clock LOW time | ${ }^{\text {t KL }}$ | 4 |  | 4.5 |  | 5 |  | 5 |  | ns |  |
| Output Times |  |  |  |  |  |  |  |  |  |  |  |
| Clock to output valid | ${ }^{\text {t }}$ KQ |  | 8 |  | 8.5 |  | 10 |  | 11 | ns |  |
| Clock to output invalid | ${ }^{\text {tKQX }}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |  |
| Clock to output in Low-Z | ${ }^{\text {t KQLZ }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns | 4, 6,7 |
| Clock to output in High-Z | ${ }^{\text {t KQHZ }}$ | 2 | 3.5 | 2 | 3.5 | 2 | 3.5 | 2 | 3.5 | ns | 4, 6,7 |
| OE to output valid | ${ }^{\text {toEQ }}$ |  | 3.5 |  | 4.0 |  | 4.5 |  | 5.0 | ns | 9 |
| OE to output in Low-Z | ${ }^{\text {toELZ }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns | 4, 6,7 |
| OE to output in High-Z | ${ }^{\text {t }}$ (EEHZ |  | 3.5 |  | 3.5 |  | 3.5 |  | 3.5 | ns | 4, 6,7 |
| Setup Times |  |  |  |  |  |  |  |  |  |  |  |
| Address, Controls and Data In | 'S | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | ns | 10 |
| Hold Times |  |  |  |  |  |  |  |  |  |  |  |
| Address, Controls and Data In | ${ }^{\text {t }} \mathrm{H}$ | 0.5 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns | 10 |

## CAPACITANCE

| DESCRIPTION | CONDITIONS | SYMBOL | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{C}_{\mathrm{I}}$ | 4 | 5 | pF | 4 |
|  |  | $\mathrm{C}_{\mathrm{O}}$ | 7 | 8 | pF | 4 |

## THERMAL CONSIDERATION

| DESCRIPTION | CONDITIONS | SYMBOL | TQFP TYP | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance - Junction to Ambient | Still air, soldered on 4.25 x <br> 1.125 inch 4-layer PCB | $\Theta_{\mathrm{JA}}$ | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance - Junction to Case |  | $\Theta_{\mathrm{JC}}$ | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

TYPICAL OUTPUT BUFFER CHARACTERISTICS

| OUTPUT HIGH <br> VOLTAGE | PULL-UP CURRENT |  | OUTPUT LOW <br> VOLTAGE |  | PULL-DOWN CURRENT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}(\mathrm{V})$ | IOH(mA) Min | IOH(mA) Max | VOL (V) | IOL(mA) Min | IOL(mA) Max |  |
| -0.5 | -38 | -105 | -0.5 | 0 | 0 |  |
| 0 | -38 | -105 | 0 | 0 | 0 |  |
| 0.8 | -38 | -105 | 0.4 | 10 | 20 |  |
| 1.25 | -26 | -83 | 0.8 | 20 | 40 |  |
| 1.5 | -20 | -70 | 1.25 | 31 | 63 |  |
| 2.3 | 0 | -30 | 1.6 | 40 | 80 |  |
| 2.7 | 0 | -10 | 2.8 | 40 | 80 |  |
| 2.9 | 0 | 0 | 3.2 | 40 | 80 |  |
| 3.4 | 0 | 0 |  | 3.4 | 40 |  |

## AC TEST CONDITIONS

| Input pulse levels | 0 V to 3.0 V |
| :--- | ---: |
| Input rise and fall times | 1.5 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Output load | See Figures 1 |

## NOTES

1. All voltages referenced to VSS (GND).
2. Overshoot: $\quad \mathrm{V}_{\mathrm{IH}} \leq+6.0 \mathrm{~V}$ for $\mathrm{t} \leq{ }^{\mathrm{t}} \mathrm{KC} / 2$. Undershoot: $\quad \mathrm{V}_{\text {IL }} \leq-2.0 \mathrm{~V}$ for $\mathrm{t} \leq{ }^{\mathrm{t}} \mathrm{KC} / 2$
3. $I_{c c}$ is given with no output current. $I_{c c}$ increases with greater output loading and faster cycle times.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with $\mathrm{CL}=5 \mathrm{pF}$ as in Fig. 2.
7. At any given temperature and voltage condition, ${ }^{\mathrm{t}} \mathrm{KQHZ}$ is less than ${ }^{\mathrm{t}} \mathrm{KQLZ}$ and ${ }^{\mathrm{t}} \mathrm{OEHZ}$ is less than ${ }^{\mathrm{t}} \mathrm{OELZ}$.
8. A READ cycle is defined by byte write enables all HIGH or ADSP\# LOW along with chip enables being active for the required setup and hold times. A WRITE cycle is defined by at one byte or all byte WRITE per READ/WRITE TRUTH TABLE.
9. OE\# is a "don't care" when a byte write enable is sampled LOW.
10. This is a synchronous device. All synchronous inputs must meet specified setup and hold time, except for "don't care" as defined in the truth table.
11. AC I/O curves are available upon request.
12. "Device Deselected" means the device is in POWER -DOWN mode as defined in the truth table. "Device Selected" means the device is active.
13. Typical values are measured at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ and 20 ns cycle time.
14. MODE pin has an internal pull-up and $Z Z$ pin has an internal pull-down. These two pins exhibit an input leakage current of $\pm 30 \mu \mathrm{~A}$.

## OUTPUT LOADS



Fig. 1 OUTPUT LOAD EQUIVALENT


Fig. 2 OUTPUT LOAD EQUIVALENT
15. Capacitance derating applies to capacitance different from the load capacitance shown in Fig. 1.

## READ TIMING



Note: CE\# active in this timing diagram means that all chip enables CE\#, CE2, and CE2\# are active.

## WRITE TIMING



Note: CE\# active in this timing diagram means that all chip enables CE\#, CE2, and CE2\# are active.

## READ/WRITE TIMING



Note: CE\# active in this timing diagram means that all chip enables CE\#, CE2, and CE2\# are active.

100 Pin TQFP Package Dimensions


Note: All dimensions in Millimeters

## Ordering Information



