GALVANTECH, INC.

GVT73512A8 REVOLUTIONARY PINOUT 512K X 8

ASYNCHRONOUS SRAM

512K x 8 SRAM

+3.3V SUPPLY
REVOLUTIONARY PINOUT

FEATURES

OPTIONS

- Fast access times: 10, 12 and 15ns
- Fast OE# access times: 5, 6and 7ns
- Single $+3.3V \pm 0.3V$ power supply
- Fully static -- no clock or timing strobes necessary
- All inputs and outputs are TTL-compatible
- Three state outputs
- Center power and ground pins for greater noise immunity
- JEDEC standard for functionality and revolutionary pinout

MARKING

- Easy memory expansion with CE# and OE# options
- Automatic CE# power down
- High-performance, low-power consumption, CMOS double-poly, double-metal process


| OFFICINS | MAKKING |
|---|--|
| • Timing | |
| 10ns access | -10 |
| 12ns access | -12 |
| 15ns access | -15 |
| • Packages 36-pin SOJ (400 mil) | 上子市场间 NZSC.COM |
| Temperature Commercial Industrial | None (0°C to 70°C) I (-40°C to 85°C |
| Industrial | 1 (-40 0 10 65 0 |

GENERAL DESCRIPTION

The GVT73512A8 is organized as a 524,288 x 8 SRAM using a four-transistor memory cell with a high performance, silicon gate, low-power CMOS process. Galvantech SRAMs are fabricated using double-layer polysilicon, double-layer metal technology.


This device offers center power and ground pins for improved performance and noise immunity. Static design eliminates the need for external clocks or timing strobes. For increased system flexibility and eliminating bus contention problems, this device offers chip enable (CE#) and output enable (OE#) with this organization.

Writing to these devices is accomplished when write enable (WE#) and chip enable (CE#) inputs are both LOW. Reading is accomplished when (CE#) and (OE#) go LOW with (WE#) remaining HIGH. The device offers a low power standby mode when chip is not selected. This allows system designers to meet low standby power requirements.





FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

| MODE | CE# | WE# | OE# | DQ | POWER |
|----------------|-----|-----|-----|--------|---------|
| READ | L | Н | L | Q | ACTIVE |
| WRITE | L | L | Х | D | ACTIVE |
| OUTPUT DISABLE | L | Н | Н | HIGH-Z | ACTIVE |
| STANDBY | Н | Х | Х | HIGH-Z | STANDBY |

PIN DESCRIPTIONS

| SOJ Pin Numbers | SYMBOL | TYPE | DESCRIPTION |
|--|---------|--------------|--|
| 1, 2, 3, 4, 5, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 32, 33, 34, 35 | A0-A18 | Input | Addresses Inputs: These inputs determine which cell is addressed. |
| 13 | WE# | Input | Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE# is LOW for a WRITE cycle and HIGH for a READ cycle. |
| 6 | CE# | Input | Chip Enable: This active LOW input is used to enable the device. When CE# is LOW, the chip is selected. When CE# is HIGH, the chip is disabled and automatically goes into standby power mode. |
| 31 | OE# | Input | Output Enable: This active LOW input enables the output drivers. |
| 7, 8,11, 12, 25, 26, 29, 30 | DQ1-DQ8 | Input/Output | SRAM Data I/O: Data inputs and data outputs |
| 9, 27 | VCC | Supply | Power Supply:3.3V ±0.3V |
| 10, 28 | VSS | Supply | Ground |

GVT73512A8 REVOLUTIONARY PINOUT 512K X 8

ABSOLUTE MAXIMUM RATINGS*

| Voltage on VCC Supply Relative to | o VSS0.5V to +4.6V |
|-----------------------------------|--------------------|
| V _{IN} | 0.5V to VCC+0.5V |
| Storage Temperature (plastic) | |
| Junction Temperature | +125° |
| Power Dissipation | 1.2W |
| Short Circuit Output Current | 50mA |

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(All Temperature Ranges; VCC = $3.3V \pm 0.3V$ unless otherwise noted)

| DESCRIPTION | CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES |
|------------------------------|--|-----------------|------|---------|-------|-------|
| Input High (Logic 1) voltage | | V _{IH} | 2.2 | VCC+0.5 | V | 1, 2 |
| Input Low (Logic 0) Voltage | | V _{II} | -0.5 | 0.8 | V | 1, 2 |
| Input Leakage Current | $0V \le V_{IN} \le VCC$ | IL _I | -5 | 5 | uA | |
| Output Leakage Current | Output(s) disabled, 0V ≤ V _{OUT} ≤ VCC | IL _O | -5 | 5 | uA | |
| Output High Voltage | I _{OH} = -4.0mA | V _{OH} | 2.4 | | V | 1 |
| Output Low Voltage | I _{OL} = 8.0mA | V _{OL} | | 0.4 | V | 1 |
| Supply Voltage | | VCC | 3.0 | 3.6 | V | 1 |

| DESCRIPTION | CONDITIONS | SYM | TYP | -10 | -12 | -15 | UNITS | NOTES |
|------------------------------------|--|------------------|-----|-----|-----|-----|-------|-------|
| Power Supply Current: Operating | Device selected; CE# \leq V _{IL} ; VCC =MAX; $f=f_{MAX}$; outputs open | Icc | 90 | 240 | 210 | 175 | mA | 3, 14 |
| TTL Standby | CE# ≥V _{IH} ; VCC = MAX; f=f _{MAX} | I _{SB1} | 30 | 85 | 80 | 70 | mA | 14 |
| CMOS Standby | CE1# ≥VCC -0.2; VCC = MAX; all other inputs ≤ VSS +0.2 or ≥VCC -0.2; all inputs static; f= 0 | I _{SB2} | 0.1 | 10 | 10 | 10 | mA | 14 |

CAPACITANCE

| DESCRIPTION | CONDITIONS | SYMBOL | MAX | UNITS | NOTES |
|-------------------------------|---------------------------------|------------------|-----|-------|-------|
| Input Capacitance | $T_A = 25^{\circ}C$; f = 1 MHz | C _I | 6 | pF | 4 |
| Input/Output Capacitance (DQ) | VCC = 3.3V | C _{I/O} | 8 | pF | 4 |

AC ELECTRICAL CHARACTERISTICS

(Note 5) (All Temperature Ranges; VCC = $3.3V \pm 0.3V$)

| DECORIDATION | - 10 | | - | - 12 | | - 15 | | | |
|--|-------------------|-----|-----|------|-----|------|-----|-------|---------|
| DESCRIPTION | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| READ Cycle | | Į. | | | ' | l. | | | |
| READ cycle time | ^t RC | 10 | | 12 | | 15 | | ns | |
| Address access time | ^t AA | | 10 | | 12 | | 15 | ns | |
| Chip Enable access time | ^t ACE | | 10 | | 12 | | 15 | ns | |
| Output hold from address change | tOH | 3 | | 3 | | 3 | | ns | |
| Chip Enable to output in Low-Z | tLZCE | 3 | | 3 | | 3 | | ns | 4, 7 |
| Chip disable to output in High-Z | ^t HZCE | | 5 | | 6 | | 7 | ns | 4, 6, 7 |
| Output Enable access time | ^t AOE | | 5 | | 6 | | 7 | ns | |
| Output Enable to output in Low-Z | tLZOE | 0 | | 0 | | 0 | | ns | |
| Output Enable to output in High-Z | ^t HZOE | | 5 | | 6 | | 7 | ns | 4, 6 |
| Chip Enable to power-up time | ^t PU | 0 | | 0 | | 0 | | ns | 4 |
| Chip disable to power-down time | ^t PD | | 10 | | 12 | | 15 | ns | 4 |
| WRITE Cycle | | | | | | ļ | | | |
| WRITE cycle time | tWC | 10 | | 12 | | 15 | | ns | |
| Chip Enable to end of write | ^t CW | 8 | | 8 | | 9 | | ns | |
| Address valid to end of write, with OE# HIGH | ^t AW | 8 | | 8 | | 9 | | ns | |
| Address setup time | ^t AS | 0 | | 0 | | 0 | | ns | |
| Address hold from end of write | ^t AH | 0 | | 0 | | 0 | | ns | |
| WRITE pulse width | tWP2 | 10 | | 10 | | 11 | | ns | |
| WRITE pulse width, with OE# HIGH | tWP1 | 8 | | 8 | | 9 | | ns | |
| Data setup time | ^t DS | 5 | | 6 | | 7 | | ns | |
| Data hold time | ^t DH | 0 | | 0 | | 0 | | ns | |
| Write disable to output in Low-Z | tLZWE | 3 | | 4 | | 5 | | ns | 4, 7 |
| Write Enable to output in High-Z | tHZWE | | 6 | | 6 | | 7 | ns | 4, 6, 7 |

Fig. 1 OUTPUT LOAD EQUIVALENT

AC TEST CONDITIONS

| Input pulse levels | 0V to 3.0V |
|-------------------------------|---------------------|
| Input rise and fall times | 1.5ns |
| Input timing reference levels | 1.5V |
| Output reference levels | 1.5V |
| Output load | See Figures 1 and 2 |

OUTPUT LOADS





Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to VSS (GND).
- 2. Overshoot: $V_{IH} \le +6.0V \text{ for } t \le {}^{t}RC$ /2. Undershoot: $V_{IL} \le -2.0V \text{ for } t \le {}^{t}RC$ /2
- 3. I_{cc} is given with no output current. I_{cc} increases with greater output loading and faster cycle times.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. Output loading is specified with C_L =5pF as in Fig. 2. Transition is measured ± 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.

- 8. WE# is HIGH for READ cycle.
- Device is continuously selected. Chip enable and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. t_{RC} = Read Cycle Time.
- 12. Chip Enable and Write Enable can initiate and terminate a WRITE cycle.
- 13. Capacitance derating applies to capacitance different from the load capacitance shown in Fig. 1.
- 14. Typical values are measured at 3.3V, 25°C and 20ns cycle time.


LOW VCC DATA RETENTION WAVEFORM



READ CYCLE NO. 1^(8, 9)




READ CYCLE NO. 2^(7, 8, 10, 12)




WRITE CYCLE NO. 1^(7, 12, 13)


(Write Enable Controlled with Output Enable OE# active LOW))



WRITE CYCLE NO. $2^{(12, 13)}$


(Write Enable Controlled with Output Enable OE# inactive HIGH)





WRITE CYCLE NO. $\mathbf{3}^{(12, 13)}$


(Chip Enable Controlled)





Package Dimensions

36-pin 400 Mil Plastic SOJ (J)



Note: All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical, min where noted.

Ordering Information

