

## Radiation Hardened 0.5 Micron Sea of Gates

### Introduction

The MG2RTP series is a 0.5 micron, array based, CMOS product family. Several arrays up to 490k cells cover all system integration needs. The MG2RTP is manufactured using SCMS3/2RTP, a 0.5 micron drawn, 3 metal layers CMOS process, the “radiation tolerant” version of SCMS3/2.

The MG2RTP series base cell architecture provides high routability of logic with extremely dense compiled memories : RAM, DPRAM and FIFO. ROM can be generated using synthesis tools.

Accurate control of clock distribution can be achieved by PLL hardware and CTS (Clock Tree Synthesis) software. New noise prevention techniques are applied in the array and in the periphery : Three or more indepen-

dent supplies, internal decoupling, customisation dependent supply routing, noise filtering, skew controlled I/Os, low swing differential I/Os, all contribute to improve the noise immunity and reduce the emission level.

The MG2RTP is supported by an advanced software environment based on industry standards linking proprietary and commercial tools. Cadence, Mentor, Synopsys and VHDL are the reference front end tools. Floor planning associated with timing driven layout provides a short back end cycle.

The MG2RTP family extends the TEMIC offering in array based rad hard space circuits.

Its Library allows straight forward migration from the MG1, MG1RT, MG2 and MG2RT Sea of Gates.

### Features

- Full Range of Matrices up to 490k Cells
- 0.5  $\mu$ m Drawn CMOS, 3 Metal Layers, Sea of Gates
- RAM, DPRAM, FIFO Compilers
- Library Optimised for Synthesis, Floor Plan & Automatic Test Generation (ATG)
- 3 & 5 Volts Operation; Single or Dual Supply Modes
- High Speed Performances:
  - 640 ps max. NAND2 propagation Delay @5 V and FO = 1/4 FO max.
  - min. 440 MHz Toggle Frequency @4.5 V, and 230 MHz @2.7 V.
- Programmable PLL available on request
- High System Frequency Skew Control:
  - 200 MHz max. PLL for Clock Generation @4.5 V.
  - Clock Tree Synthesis Software
- Low Power Consumption:
  - 2  $\mu$ W/Gate/MHz @5 V
  - 0.6  $\mu$ W/Gate/MHz @3 V
- Matrices With a max of 484 full programmable Pads
- Standard 3, 6, 12 and 24mA I/Os
- Versatile I/O Cell: Input, Output, I/O, Supply, Oscillator
- CMOS/TTL/PCI Interface
- ESD (2 kV) And Latch-up Protected I/O
- Selection of MQFPs package up to 352 pins

- High Noise & EMC Immunity:
  - I/O with Slew Rate Control
  - Internal Decoupling
  - Signal Filtering between Periphery & Core
  - Application Dependent Supply Routing & Several
- Wide range of hermetic ceramic multi-layer packages: for plastic packages, call factory.
- Delivery in Die Form
- Advanced CAD Support : Floor Plan, Proprietary Delay Models, Timing Driven Layout, Power Management
- Cadence, Mentor, Vital & Synopsys Reference Platforms
- EDIF & VHDL Reference Formats
- Available In Commercial, Industrial, Military and Space Quality Grades (SCC, MIL-I-38534, MIL-PRF-38535)
- Latch up immune
- Total dose better than 300 Krads (TM1019.5)
- QML Q & V .

## List of available MG2RTP matrix (Preview)

Type	Total Cells	Usable Gates	Maximum I/O	Total Pads
MG2014P	14000	10500	86	103
MG2044P	44600	33400	146	165
MG2092P	91800	68900	212	229
MG2142P	142100	106600	262	281
MG2204P	204100	153100	312	331
MG2270P	270000	202200	360	377
MG2495P	495000	371300	484	501

## Libraries

The MG2RTP cell library has been designed to take full advantage of the features offered by both logic and test synthesis tools.

Design testability is assured by the full support of SCAN, JTAG (IEEE 1149) and BIST methodologies.

More complex macro functions are available in VHDL, as example : I2C, UART, Timer, ...

## Block Generators

Block generators are used to create a customer specific simulation model and metallisation pattern for regular functions like RAM & DPRAM. The basic cell architecture allows one bit per cell for RAM and DPRAM. The main characteristics of these generators are summarised below.

Function	Maximum Size (bits)	bits/word	Typical characteristics (16k bits) @5V	
			access time (ns)	Used cells
RAM	36 k	1-36	8	20 k
DPRAM	36 k	1-36	8.6	23 k
FIFO (*)				
(*) on request				

## I/O buffer interfacing

### I/O Flexibility

All I/O buffers may be configured as input, output, bi-directional, oscillator or supply. A level translator is located close to each buffer.

## Inputs

Input buffers with CMOS or TTL thresholds are non inverting and feature versions with and without hysteresis. The CMOS and TTL input buffers may incorporate pull-up or pull down terminators. For special purposes, a buffer allowing direct input to the matrix core is available.

## Outputs

Several kinds of CMOS and TTL output drivers are offered : fast buffers with 3, 6, 12 and 24 mA drive at 5V, low noise buffers with 12 mA drive at 5V.

## Clock generation & PLL

### Clock generation

TEMIC offers 5 different types of oscillators : 3 high frequency crystal oscillator and 2 RC oscillators. For all devices, the mark-space ratio is better than 40/60 and the start-up time less than 10 ms.

	Frequency (MHz)		Typical consumption (mA)	
	Max 5V	Max 3V	5V	3V
Xtal 7M	10	6	1.2	0.4
Xtal 50M	60	35	7	2
Xtal 100M	120	70	16	5
RC 10M	10	10	2	1
RC 32M	32	32	3	1.5

### PLL (on request)

Two independent PLL devices are located in upper left and lower right corners. Each may be used for the following functions :

- Synchronisation of an internal clock on a reference system clock.
- Skew control : the internal clock transitions are synchronous with the reference clock.
- Frequency synthesis : 1 or 2 frequency dividers can be used with each PLL. One divides the reference clock frequency  $F_0$  by a factor  $M$  and the other divides the internal clock frequency  $F$  by  $N$ . The internal clock frequency is :

$$F = F_0 * N / M$$

More details will be supplied on request.

## Power supply & noise protection

The speed and density of the SCMS3/2RTP technology causes large switching current spikes for example either when:

either 16 high current output buffers switch simultaneously

or 10% of the 490 000 gates are switching within a window of 1ns .

Sharp edges and high currents cause some parasitic elements in the packaging to become significant. In this frequency range, the package inductance and series resistance should be taken into account. It is known that an inductor slows down the settling time of the current and causes voltage drops on the power supply lines. These drops can affect the behaviour of the circuit itself or disturb the external application (ground bounce).

In order to improve the noise immunity of the MG core matrix, several mechanisms have been implemented inside the MG arrays. Two kinds of protection have been added : one to limit the I/O buffer switching noise and the other to protect the I/O buffers against the switching noise coming from the matrix.

### I/O Buffers switching protection

Three features are implemented to limit the noise generated by the switching current :

- The power supplies of the input and output buffers are separated.
- The rise and fall times of the output buffers can be controlled by an internal regulator.
- A design rule concerning the number of buffers connected on the same power supply line has been imposed.

### Matrix switching current protection

This noise disturbance is caused by a large number of gates switching simultaneously. To allow this without impacting the functionality of the circuit, three new features have been added :

- Decoupling capacitors are integrated directly on the silicon to reduce the power supply drop.
- A power supply network has been implemented in the matrix. This solution reduces the number of parasitic elements such as inductance and resistance and constitutes an artificial VDD and Ground plane. One mesh of the network supplies approximately 150 cells.
- A low pass filter has been added between the matrix and the input to the output buffer. This limits the transmission of the noise coming from the ground or the VDD supply of the matrix to the external world via the output buffers.

## Power consumption

The power consumption of an MG2RTP array is due to three factors : leakage (P1), core (P2) and I/O (P3) consumption.

$$P = P1 + P2 + P3$$

### Leakage (Standby) Power Consumption

The consumption due to leakage currents is defined as :

$$P1 = (VDD - VSS) * I_{CCSB} * N_{CELL}$$

Where  $I_{CCSB}$  is the leakage current through a polarised basic gate and  $N_{CELL}$  is the number of used cells.

### Core Power Consumption

The power consumption due to the switching of cells in the core of the matrix is defined as :

$$P2 = N_{CELL} * P_{GATE} * C_{ACTIVITY} * F$$

Where  $N_{CELL}$  is the number of used cells,  $F$  the data toggling frequency, which is equal to half the clock frequency for random data and  $P_{GATE}$  is the power consumption per cell.

$$P_{GATE} = P_{CA} + P_{CO}$$

$C_{ACTIVITY}$  is the fraction of the total number of cells toggling per cycle.

### Capacitance Power

$$P_{CA} = C * (VDD - VSS)^2 / 2$$

$C$  is the total output capacitance and may be expressed as the sum of the drain capacitance of the driver, the wiring capacitance and the gate capacitance of the inputs.

Worst case value :  $P_{CA} \# 1.8 \mu\text{W}/\text{gate}/\text{MHz} @ 5 \text{ V}$

### Commutation Power

$$P_{CO} = (VDD - VSS) * I_{ds0hm}$$

Where  $I_{ds0hm}$  is the current flowing into the driver between supply and ground during the commutation.  $I_{ds0hm}$  is about 15 % of the Pmos saturation current. Worst case value :  $P_{CO} \# 0.7 \mu\text{W}/\text{gate}/\text{MHz} @ 5 \text{ V}$

### I/O Power Consumption

The power consumption due to the I/Os is :

$$P3 = Ni * C_O * (VDD - VSS)^2 * Fi / 2$$

With  $Ni$  equals to the number of buffers running at  $Fi$  and  $C_O$  is the output capacitance.

Note : If a signal is a clock,  $Fi = F$ , if it is a data with random values,  $Fi = F/4$ .

## Typical Power Consumption Example

Matrix	MG2270P@ 5V	MG2270P@3V
Used gates (70 %)	190 k	190 k
Frequency	10 MHz	10 MHz
<b>Standby Power</b>		
Iccsb (125°C)	1 nA	1 nA
$P1 = (VDD - VSS) * I_{CCSB} * N_{CELL}$	1 mW	0.6 mW
<b>Core Power</b>		
Power Consumption per Cell	2.7 $\mu\text{W}/\text{Gate}/\text{MHz}$	0.86 $\mu\text{W}/\text{Gate}/\text{MHz}$
$C_{activity}$	20 %	20 %
$P2 = N_{CELL} * P_{GATE} * C_{activity} * F$	1026 mW	323 mW
<b>I/O Power</b>		
Total Number of Buffers	360	360
Number of Outputs and I/O Buffers (NI)	100	100
Output Capacitance	50 pF	50 pF
$P3 = Ni * C_O * (VDD - VSS)^2 * Fi / 2$	625 mW	220 mW
<b>Total Power</b>		
$P = P1 + P2 + P3$	1.39 W	0.54 W

## Packaging

TEMIC offers a wide range of packaging options which are listed below :

	Package Type	Pins min/max	Lead spacing (mils)	Dimension (mils)
PLASTIC	DQFP**	100 128	25.6 31.5	546x782 1102
	PLCCJ**	28 84	50 50	453 653
	PQFP**	44 304	31.5 19.7	389 1260
	TQFP**	32 100	39.4 31.5	394 551
	VQFP**	44 208	19.7 19.7	390 787
	SSOP**	16/64	25.6	209x244
	PSO**	8 28	50 50	153x194 705x295
	PBGA**	169 352	100 100	1500 2000
CERAMIC	MLCC*	68 84	50 50	950 1150
	MQFP*	100 352	25.6 20	787x551 1889
	MPGA	176 391	100 100	1500 2000

\* Recommended for space.

\*\* When plastic, call factory; this is a customer decision to use plastic packages in environmental conditions which are beyond those for which they have been developed.

## Design flows & tools

### Design Flows and modes

A generic design flow for an MG2RTP array is sketched here beside.

A top down design methodology is proposed which starts with high level system description and is refined in successive design steps. At each step, structural verification is performed which includes the following tasks :

- Gate level logic simulation and comparison with high level simulation results.
- Design and test rule check.
- Power consumption analysis.
- Timing analysis (only after floor plan).

The main design stages are :


- System specification, preferably in VHDL form.
- Functional description at RTL level.
- Logic synthesis.
- Floor planning and bonding diagram generation.
- Test/Scan insertion, ATG and/or fault simulation.
- Physical cell placement, JTAG insertion and clock tree synthesis.
- Routing

To meet the various requirements of designers, several interface levels between the customer and TEMIC are possible.

For each of the possible design modes a review meeting is required for data transfer from the user to TEMIC. In all cases the final routing and verifications are performed by TEMIC.

The design acceptance is formalised by a design review which authorises TEMIC to proceed with sample manufacturing.

### MG2RT Design Flow



## Design tool and design kits (DK)

The basic content of a design kit is described in the table below.

The interface formats to and from TEMIC rely on IEEE or industry standard :

- VHDL for functional descriptions
- VHDL or EDIF for netlists
- Tabular, log or .CAP for simulation results
- SDF (VITAL format) and SPF for backannotation

– LEF and DEF for physical floor plan information

The design kit supported for several commercial tools are listed below.

### Design Kit Support

- Cadence
- Mentor
- Synopsys
- Vital

## Design kit Description

Design Tool or library	TEMIC Software Name	Third Party Tools
Design manual & libraries		*
VHDL library for blocks		*
Synthesis library		*
Gate level simulation library		*
Design rules analyser	STAR	
Power consumption analyser	COMET	
Floor plan library		*
Timing analyser library		*
Package & bonding software	PIM	
Scan path & JTAG insertion	MISS	
ATG & fault simulation library		*

\* refer to MHS "Design kits cross reference tables" ATD-TS-WF-R0181

## Operating characteristics

### Absolute Maximum Ratings

Ambient temperature under bias (TA)  
 Military ..... -55 to +125°C  
 Junction temperature .....  $T_J < TA + 20^\circ\text{C}$   
 Storage temperature ..... -65 to +150°C

TTL/CMOS :  
 Supply voltage VDD ..... -0.5 V to +6 V  
 I/O voltage ..... -0.5 V to VDD + 0.5 V  
 Stresses above those listed may cause permanent damage  
 to the device. Exposure to absolute maximum rating conditions for  
 extended period may affect device reliability.

### DC Characteristics

Specified at  $VDD = +5 \text{ V} \pm 10\%$

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
VIL	Input LOW voltage CMOS input TTL input	0 0		0.3VDD 0.8	V	
VIH	Input HIGH voltage CMOS input TTL input	0.7 VDD 2.2		VDD VDD	V	
VOL	Output low voltage TTL			0.4	V	$I_{OL} = -12, 6, 3 \text{ mA}^*$
VOH	Output high voltage CMOS TTL	3.9 2.4			V	$I_{OH} = -12, 6, 3 \text{ mA}^*$
VT+	Schmitt trigger positive threshold CMOS input TTL input			3.3 1.5	V	
VT-	Schmitt trigger negative threshold CMOS input TTL input	1.1 0.9			V	
IL	Input leakage No pull up/down Pull up Pull down	-44 75	+/-1 -66 118	+/-5 -100 300	$\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$	
IOZ	3-State Output Leakage current		+/-1	+/-5	$\mu\text{A}$	
IOS	Output Short circuit current IOSN IOSP			48 36	$\text{mA}$ $\text{mA}$	$B_{OUT12}$ $V_{OUT} = 4.5\text{V}$ $V_{OUT} = V_{SS}$
ICCSB	Leakage current per cell		1.0	10.0	nA	
ICCOP	Operating current per cell		0.39	0.53	$\mu\text{A}/\text{MHz}$	

\* According buffer: Bout12, Bout6, Bout3,  $VDD = 4.5\text{V}$

## DC Characteristics

Specified at VDD = +3 V +/- 10%

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
VIL	Input LOW voltage LVCMS input LVTTL input	0 0		0.3VDD 0.8	V	
VIH	Input HIGH voltage LVCMS input LVTTL input	0.7VDD 2.0		VDD VDD	V	
VOL	Output LOW voltage TTL			0.4	V	IOL = -6, 3, 1.5 mA*
VOH	Output HIGH voltage TTL	2.4			V	IOH = -4, 2, 1 mA*
VT+	Schmitt trigger positive threshold LVCMS input LVTTL input			2 1	V	
VT-	Schmitt trigger negative threshold CMOS input TTL input	0.8 0.7			V	
IL	Input leakage No pull up/down Pull up Pull down	-16 31	-20 42	+/-1 -50 140	µA µA µA	
IOZ	3-State Output Leakage current			+/-1	µA	
IOS	Output Short circuit current IOSN IOSP			24 12	mA mA	BOUT12 VOUT = VDD VOUT = VSS
ICCSB	Leakage current per cell		0.6	5	nA	
ICCOP	Operating current per cell		0.2		µA/MHz	

\* According buffer: Bout12, Bout6, Bout3

## AC Characteristics

TJ = 25°C, Process typical (all values in ns)

Buffer	Description	Load	Transition	VDD	
				5V	3V
BOUT12	Output buffer with 12 mA drive	60pf	Tplh	3.332	5.277
			Tphl	2.131	2.842
BOUT3	Output buffer with 3 mA drive	60pf	Tplh	5.358	8.512
			Tphl	3.436	4.440
BOUTQ	Low noise output buffer with 12 mA drive	60pf	Tplh	3.742	5.696
			Tphl	5.515	8.616
B3STA3	3-state output buffer with 3 mA drive	60pf	Tplh	5.468	8.622
			Tphl	3.510	4.617
B3STA12	3-state output buffer with 12 mA drive	60pf	Tplh	3.475	5.426
			Tphl	2.195	2.990
B3STAQ	Low noise 3-state output buffer with 12 mA drive	60pf	Tplh	3.703	5.776
			Tphl	7.320	11.711

Cell	Description	Load	Transition	VDD	
				5V	3V
BINCMOS	CMOS input buffer	15 fan	Tplh	0.936	1.430
			Tphl	0.776	1.085
BINTTL	TTL input buffer	16 fan	Tplh	0.983	1.423
			Tphl	0.687	1.081
INV	Inverter	12 fan	Tplh	0.564	0.864
			Tphl	0.382	0.487
NAND2	2 – input NAND	12 fan	Tplh	0.726	1.076
			Tphl	0.599	0.809
FDFF	D flip-flop, Clk to Q	8 fan	Tplh	1.011	1.504
			Tphl	0.889	1.360
			Ts	0.400	0.615
			Th	-0.158	-0.290
BUF4X	High drive internal buffer	51 fan	Tplh	0.813	1.182
			Tphl	0.605	0.876
NOR2	2-Input NOR gate	8 fan	Tplh	0.722	1.204
			Tphl	0.347	0.433
OAI22	4-input OR AND INVERT gate	8 fan	Tplh	0.773	1.287
			Tphl	0.398	0.510

Cell	Description	Load	Transition	VDD	
				5V	3V
OSFF	D flip-flop with scan input, Clk to Q	8 fan	Tplh	0.981	1.462
			Tphl	1.143	1.656
			Ts	0.501	0.976
			Th	-0.480	-0.791