# Fractional－N Frequency Synthesizer for DAB Tuner 

## Description

The U2733B－C is a monolithic integrated fractional－N frequency synthesizer circuit fabricated in TEMIC＇s advanced UHF5S technology．Designed for applications in DAB receivers，it controls a VCO to synthesize frequencies in the range of 70 MHz to 500 MHz in a 16 kHz raster；four different reference divide factors can be selected．The lock status of the phase detector is indicated at a special output pin，six switching outputs can

## Features

－Microprocessor－controlled via an $\mathrm{I}^{2} \mathrm{C}$ bus
－Four addresses selectable
－Four reference divide factors selectable： 1024，1120，1152， 1536 effectively
－Programmable 15 －bit counter 1：2048 to 1：32767 effectively
be addressed．An internal frequency doubler provides an output signal having twice the frequency of the reference oscillator．All functions of this IC are controlled by $\mathrm{I}^{2} \mathrm{C}$ bus．

Electrostatic sensitive device． Observe precautions for handling．

－Tristate phase detector with programmable charge pump
－Superior phase－noise performance
－De－activation of tuning output programmable
－Six switching outputs（open collector）
－Reference frequency doubler（open collector output）
－Lock－status indication（open collector）

## Block Diagram



Figure 1．Block diagram

## Ordering Information

| Extended Type Number | Package | Remarks |
| :---: | :---: | :---: |
| U2733B-CFS | SSO20 |  |

## Pin Description



Figure 2. Pinning

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | PD | Tristate charge pump output |
| 2 | VD | Active filter output |
| 3 | PLCK | Lock-indicating output <br> (open collector) |
| 4 | REF | Reference input |
| 5 | NREF | Reference input (inverted) |
| 6 | ADR | Address selection |
| 7 | SCL | Clock (I ${ }^{2}$ C) |
| 8 | SDA | Data (I ${ }^{2}$ C) |
| 9 | NFDO | Frequency-doubler output <br> (inverted, open collector) |
| 10 | FDO | Frequency-doubler output <br> (open collector) |
| 11 | SWC | Switching output (open collector) |
| 12 | SWD | Switching output (open collector) |
| 13 | SWE | Switching output (open collector) |
| 14 | SWF | Switching output (open collector) |
| 15 | SWG | Switching output (open collector) |
| 16 | SWH | Switching output (open collector) |
| 17 | NRF | RF input (inverted) |
| 18 | RF | RF input |
| 19 | GND | Ground |
| 20 | VS | Supply voltage |

## Functional Description

The U2733B-C is a low-power fractional-N frequency synthesizer designed for applications in DAB receivers. Its RF operation range reaches from 70 MHz to 500 MHz . The device includes input buffers for reference and RF dividers, a reference divider, a programmable RF divider using fractional- N technique, a tristate phase detector, a programmable charge pump, six switching outputs, a frequency doubler for the reference input signal and a control unit. The control unit has to be accessed by a microcontroller via an $\mathrm{I}^{2} \mathrm{C}$ bus. The programming information is stored in a set of internal registers.

The basic difference to the U2753B-C is the use of a special phase-noise shaping technique based on the fractional- N principle which concentrates the phase detector's phase-noise contribution to the spectrum of the controlled VCO at frequency positions where it does not damage the quality of the received DAB signal. In critical locations of the VCO's frequency spectrum, the phase detector's phase-noise contribution is reduced by roughly 12 dB . A special property of the transmission technique used in DAB is that the phase-noise weighting function (which measures the influence of the LO's phase noise on the phase information of the coded signal in a DAB receiver) has zeros, i.e., if phase noise is concentrated in the position of such zeros as discrete lines, the DAB signal is not disturbed as long as these lines do not exceed a certain limit.

For DAB mode I this phase noise weighting function is shown in the following figure:


Figure 3. PNWF vs. df/Hz

It is important to realize that this function shows zeros in all distances from the center line which are multiples of the carrier spacing. The technique of concentrating the phase noise in the positions of such zeros is protected by a patent.

In this circuit, the phase detector is operated at a frequency which is four times the desired frequency raster spacing (e.g., 16 kHz in case of DAB ) and the well known fractional- N technique is used to synthesize the raster. As a result of this technique, spurious in the VCO's frequency spectrum occur not only in multiples of the phase detector's input comparison frequency ( 64 kHz ) but also in multiples of the raster frequency ( 16 kHz ). As described above for all DAB modes, these spurious are placed in spectral positions where the phase-noise weighting function is zero. Therefore, no measures are necessary to suppress these lines.

## Reference Divider

Four different scaling factors, $\mathrm{SF}_{\text {ref }}$, of the reference divider can be selected by means of the bits RD1 and RD2 in the $\mathrm{I}^{2} \mathrm{C}$-bus instruction code: $256,280,288$, and 384. Starting from a reference oscillator frequency of $16.384 \mathrm{MHz} / 17.92 \mathrm{MHz} / 18.432 \mathrm{MHz} / 24.576 \mathrm{MHz}$, these scaling factors provide a frequency raster of 64 kHz . By changing the division ratio of the main divider from N to $\mathrm{N}+1$ in an appropriate way (fractional-N technique), this frequency raster is interpolated to deliver a frequency spacing of 16 kHz according to the DAB specification. Thus, the reference divide factors $1024,1120,1152$ and 1536 can be selected effectively. By setting of the $\mathrm{I}^{2} \mathrm{C}$-bus bit T , a test signal representing the divided input signal can be monitored at the switching output SWC.

## Main Divider

The main divider consists of a fully programmable 13-bit divider which defines a division ratio N . The applied division ratio is either N or $\mathrm{N}+1$ according to the control of a special control unit. On average, the scaling factors $\mathrm{SF}=\mathrm{N}+\mathrm{k} / 4$ can be selected where $\mathrm{k}=0,1,2,3$. In this way, the VCO frequencies

$$
\mathrm{f}_{\mathrm{VCO}}=4 \times(\mathrm{N}+\mathrm{k} / 4) \times \mathrm{f}_{\mathrm{ref}} /\left(4 \times \mathrm{SF}_{\mathrm{ref}}\right)
$$

can be synthesized starting from a reference frequency, $\mathrm{f}_{\text {ref. }}$. If we define $\mathrm{SF}_{\text {eff }}=4 \times \mathrm{N}+\mathrm{k}$ and $\mathrm{SF}_{\text {ref, eff }}=4 \times \mathrm{SF}_{\text {ref }}$ we end up with

$$
\mathrm{f}_{\mathrm{VCO}}=\mathrm{SF}_{\text {eff }} \times \mathrm{f}_{\mathrm{ref}} / \mathrm{SF}_{\mathrm{ref}, \mathrm{eff}},
$$

where $\mathrm{SF}_{\text {eff }}$ is defined by 15 bits. In the following, this circuit is described in terms of $\mathrm{SF}_{\text {eff }}$ and $\mathrm{SF}_{\text {ref,eff. }} . \mathrm{SF}_{\text {eff }}$ has to be programmed via the $\mathrm{I}^{2} \mathrm{C}$-bus interface. An effective scaling factor from 2048 to 32767 can be selected. By setting the $\mathrm{I}^{2} \mathrm{C}$-bus bit T , a test signal representing the divided input signal can be monitored at the switching output SWF.

When the supply voltage is switched on, both the reference divider and the programmable divider are kept in RESET state till a complete scaling factor is written onto the chip. Changes in the setting of the programmable divider become active when the corresponding $\mathrm{I}^{2} \mathrm{C}$-bus transmission is completed. By an internal synchronization procedure is ensured that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior enables a smooth tuning of the output frequency without disturbing the controlled VCO's frequency spectrum.

## Phase Comparator and Charge Pump

The tristate phase detector causes the charge pump to source or to sink current at the output Pin PD depending on the phase relation of its input signals which are provided by the reference and the main divider respectively. Four different values of this current can be selected by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits I 50 and I100. By using this option, for example, changes of the loop characteristics due to the variation of the VCO gain as a function of the tuning voltage can be reduced. The charge-pump current can be switched off using the $\mathrm{I}^{2} \mathrm{C}$ bus bit TRI. A change in the setting of the charge-pump current becomes active when the corresponding $\mathrm{I}^{2} \mathrm{C}$-bus transmission is completed. As described for the setting of the scaling factor of the programmable divider an internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior enables a change in the charge-pump current without disturbing the controlled VCO's frequency spectrum.

A high-gain amplifier (output Pin: VD), which is implemented in order to construct a loop filter as shown in the application circuit, can be switched off by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bit OS.

An internal lock detector checks if the phase difference of the input signals of the phase detector is smaller than approximately 250 ns in seven subsequent comparisons. If phase lock is detected, the open-collector output Pin PLCK is set HIGH (logical value!). It should be noted that the output current of this pin must be limited by external circuit as it is not limited internally. If the $\mathrm{I}^{2} \mathrm{C}$-bus bit TRI is set HIGH the lock detector function is de-activated and the logical value of the PLCK output is undefined.

## Switching Outputs

Six switching outputs controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus bits SWC, SWD, SWE, SWF, SWG, SWH can be used for any switching task on the front end board. The currents of these outputs are not limited internally. They have to be limited by external circuit.

## Frequency Doubler

An internal frequency doubler provides a signal at twice the frequency of the reference signal appearing at the input Pins REF and NREF. If the $\mathrm{I}^{2} \mathrm{C}$-bus bit $\mathrm{OFD}=$ HIGH, the current of its open-collector outputs FDO and NFDO is doubled. By means of the $\mathrm{I}^{2} \mathrm{C}$-bus bit OFD, the frequency-doubler function can be switched off.

As shown in figure 9, the output signal of the frequency doubler can be used in order to construct the LO signal of the IF circuit (U2759B).

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-Bus Interface

Via its $\mathrm{I}^{2} \mathrm{C}$-bus interface, various functions can be controlled by a microprocessor. These functions are overviewed in the following sections ' I ${ }^{2} \mathrm{C}$ bus instruction codes' and ' $\mathrm{I}^{2} \mathrm{C}$ bus functions'. By means of thePin ADR, four different $\mathrm{I}^{2} \mathrm{C}$-bus addresses can be selected as described in the section 'Electrical characteristics'.

## $I^{\mathbf{2}} \mathrm{C}$-Bus Instruction Codes

| Description | MSB |  |  |  |  |  |  | LSB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address byte | 1 | 1 | 0 | 0 | 0 | $\mathrm{AS}^{2}$ | AS 2 | 0 |
| Divider byte 1 | 0 | RD 1 | RD 2 | X | X | $\mathrm{n}_{14}$ | $\mathrm{n}_{13}$ | $\mathrm{n}_{12}$ |
| Divider byte 2 | X | X | $\mathrm{n}_{11}$ | $\mathrm{n}_{10}$ | $\mathrm{n}_{9}$ | $\mathrm{n}_{8}$ | $\mathrm{n}_{7}$ | $\mathrm{n}_{6}$ |
| Divider byte 3 | X | X | $\mathrm{n}_{5}$ | $\mathrm{n}_{4}$ | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ |
| Control byte 1 | 1 | 1 | 0 | OS | T | TRI | I 100 | I 50 |
| Control byte 2 | OFD | 2 IFD | SWC | SWD | SWE | SWF | SWG | SWH |
| Control byte 3 | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## $\mathbf{I}^{\mathbf{2}} \mathrm{C}$-Bus Functions

| AS1, AS2 | define the $\mathrm{I}^{2} \mathrm{C}$-bus address |
| :--- | :--- |
| RD1, RD2 | define the effective scaling factor of the <br> reference divider |


| RD1 | RD2 | Effective Scaling Factor |
| :---: | :---: | :---: |
| 0 | 0 | 1120 |
| 1 | 0 | 1152 |
| 0 | 1 | 1024 |
| 1 | 1 | 1536 |

$\mathrm{n}_{\mathrm{i}} \quad$ effective scaling factor $\left(\mathrm{SF}_{\text {eff }}\right)$ of the main divider $\mathrm{SF}_{\text {eff }}=\operatorname{SUM}\left(\mathrm{n}_{\mathrm{i}} 2^{\mathrm{i}}\right)$

OS OS = HIGH switches off the tuning output
T for $\mathrm{T}=\mathrm{HIGH}$ reference signals describing the output frequencies of reference divider and programmable divider are monitored at SWF (programable divider) and SWC (reference divider)

TRI $\quad$ TRI $=$ HIGH switches off the charge pump
I50, I100 define the charge-pump current:

| I50 | I100 | Charge-Pump Current <br> (nominal)/ $\mu \mathrm{A}$ |
| :---: | :---: | :---: |
| LOW | LOW | 50 |
| HIGH | LOW | 102 |
| LOW | HIGH | 151 |
| HIGH | HIGH | 203 |

OFD OFD $=$ HIGH switches off the frequency doubler
2IFD 2IFD $=$ HIGH doubles the frequency-doubler output current

SWa $\quad$ SWa $=$ HIGH switches on output current

## TEMIC

Semiconductors

## $\mathbf{I}^{2} \mathbf{C}$ Bus Data Transfer

## Format

START - ADR - ACK - <instruction set> - STOP
The <instruction set> consists of a sequence of divider bytes and control bytes each followed by ACK. Divider byte i must be followed by divider byte $i+1$ (control byte 1 if $\mathrm{i}=3$ ) or the instruction set must be finished. Control bytes have to be handled accordingly.

## Examples

START-ADR-ACK-DB1-ACK-DB2-ACK-DB3

- ACK - CB1 - ACK - CB2-ACK - CB3 - ACK - STOP

START - ADR - ACK - CB1 - ACK - CB2 - ACK STOP

## However

START - ADR - ACK - DB1 - ACK - CB1 -ACK STOP is not allowed.

## Description

| START | start condition |
| :--- | :--- |
| STOP | stop condition |
| ACK | acknowledge |
| ADR | address byte |
| DBi | divider byte $\mathrm{i}(\mathrm{i}=1,2,3)$ |
| CBi | control byte $\mathrm{i}(\mathrm{i}=1,2,3)$ |

## $\mathbf{I}^{\mathbf{2}} \mathrm{C}$ Bus Timing

The values of the periods shown are specified in the section 'Electrical Characteristics'. More detailed information can be taken from 'Application Note 1.0 ( $\mathrm{I}^{2} \mathrm{C}$-Bus Description)'. Please note: due to the $\mathrm{I}^{2} \mathrm{C}$-bus specification, the MSB of a byte is transmitted first, the LSB last.


Figure 4. $\mathrm{I}^{2} \mathrm{C}$-bus timing diagram

## Typical Pulse Diagram



Figure 5. Typical pulse diagram

## Absolute Maximum Ratings

| Parameters | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{S}}$ | -0.3 |  | +5.5 | V |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| RF input voltage (AC) Pins 18 and 17 | RF, NRF |  |  | 1 | $\mathrm{V}_{\mathrm{pp}}$ |
| Reference input voltage (AC) Pins 4 and 5 | $\begin{gathered} \hline \text { REF, } \\ \text { NREF } \end{gathered}$ |  |  | 1 | $\mathrm{V}_{\mathrm{pp}}$ |
| $\mathrm{I}^{2} \mathrm{C}$-bus input / output voltage $\quad$ Pins 7 and 8 | SCL, SDA | -0.3 |  | $\mathrm{V}_{\text {S }}$ | V |
| SDA output current Pin 8 | SDA |  |  | 5 | mA |
| Address select voltage Pin 6 | ADR | -0.3 |  | $\mathrm{V}_{\mathrm{S}}$ | V |
| Switch output voltage open collector | SWa | -0.3 |  | 5.5 | V |
| Switch output current open collector | SWa | 4 |  |  | mA |
| PLCK output voltage open collector Pin 3 | PLCK | -0.3 |  | 5.5 | V |
| PLCK output current open collector Pin 3 | PLCK |  |  | 0.5 | mA |
| Frequency doubler output open collector <br> Pins 9 and 10 | $\begin{gathered} \hline \text { FDO, } \\ \text { NFDO } \end{gathered}$ | $\mathrm{V}_{\mathrm{S}}-1$ |  | 5.5 | V |

## Operating Range

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{S}}$ | 4.5 to 5.5 | V |
| Ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Resistance

| Parameters |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Junction ambient | SSO20 | $\mathrm{R}_{\text {thJA }}$ | 140 | K/W |

## TEMIC

Semiconductors

## Electrical Characteristics

Test conditions: $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $\mathrm{SW}_{\mathrm{a}}=\mathrm{LOW}, \mathrm{TRI}=\mathrm{LOW}$, PLCK = LOW, OS = LOW, $\mathrm{I} 50=\mathrm{HIGH}, \mathrm{I} 100=\mathrm{HIGH}$ OFD = LOW, 2IFD = LOW | $\mathrm{I}_{\text {S }}$ | 13.2 | 16.5 | 19.8 | mA |
|  | $\mathrm{SW}_{\mathrm{a}}=\mathrm{LOW}, \mathrm{TRI}=\mathrm{LOW}$, PLCK = LOW, OS = LOW, I50 $=\mathrm{HIGH}, \mathrm{I} 100=\mathrm{HIGH}$, $\mathrm{OFD}=\mathrm{HIGH}, 2 \mathrm{IFD}=\mathrm{LOW}$ | $\mathrm{I}_{\text {so }}$ |  | 14.6 |  | mA |
| Effective scaling factor of programmable divider |  | $\mathrm{SF}_{\text {eff }}$ | 2048 |  | 32767 |  |
| Effective scaling factor of reference divider | $\begin{aligned} & \text { RD1 }=\mathrm{LOW}, \mathrm{RD} 2=\mathrm{LOW} \\ & \mathrm{RD} 1=\mathrm{HIGH}, \mathrm{RD} 2=\mathrm{LOW} \\ & \mathrm{RD} 1=\mathrm{LOW}, \mathrm{RD} 2=\mathrm{HIGH} \\ & \mathrm{RD} 1=\mathrm{HIGH}, \mathrm{RD} 2=\mathrm{HIGH} \end{aligned}$ | $\mathrm{SF}_{\text {refeff }}$ |  | $\begin{aligned} & 1120 \\ & 1152 \\ & 1024 \\ & 1536 \end{aligned}$ |  |  |
| Tuning step | $17.920 \mathrm{MHz} / 18.432 \mathrm{MHz} /$ 16.384 MHz/ 24.576 MHz reference frequency | $\mathrm{f}_{\text {rast }}$ |  | 16 |  | kHz |
| RF input, RF, NRF Pins 17 and 18 |  |  |  |  |  |  |
| Input frequency range | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=20^{\circ} \mathrm{C}$ | $\mathrm{f}_{\mathrm{rf}}$ | 70 |  | 500 | MHz |
| Input sensitivity |  | $\mathrm{V}_{\mathrm{rfs}}$ |  | 10 | 20 | $\mathrm{mV}_{\mathrm{rms}}$ |
| Maximum input signal |  | $\mathrm{V}_{\text {rfmax }}$ |  |  | 300 | $\mathrm{mV}_{\mathrm{rms}}$ |
| Input impedance | Differential | $\mathrm{Z}_{\mathrm{rf}}$ |  | 200 |  | $\Omega$ |
| VSWR |  | $\mathrm{VSWR}_{\text {rf }}$ |  | 2 |  |  |
| REF input, REF, NREF Pins 4 and 5 |  |  |  |  |  |  |
| Input frequency range | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=20^{\circ} \mathrm{C}$ | $\mathrm{f}_{\text {ref }}$ | 5 | $\begin{gathered} 17.92 \\ 18.432 \end{gathered}$ | 30 | MHz |
| Input sensitivity |  | $\mathrm{V}_{\text {refs }}$ |  | 10 |  | $\mathrm{mV}_{\mathrm{rms}}$ |
| Maximum input signal |  | $\mathrm{V}_{\text {refmax }}$ |  |  | 300 | $\mathrm{mV}_{\mathrm{rms}}$ |
| Input impedance | Single ended | $\mathrm{Z}_{\text {ref }}$ |  | 2.7 \|| 2.5 |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ |
| Phase detector, PD Pin 1 |  |  |  |  |  |  |
| Charge pump current | I100 $=$ HIGH, $\mathrm{I} 50=\mathrm{HIGH}$ | $\pm \mathrm{I}_{\text {PD4 }}$ | $\pm 160$ | $\pm 203$ | $\pm 240$ | $\mu \mathrm{A}$ |
|  | I100 $=$ HIGH, I50 $=$ LOW | $\pm \mathrm{I}_{\text {PD3 }}$ | $\pm 120$ | $\pm 151$ | $\pm 180$ | $\mu \mathrm{A}$ |
|  | I100 $=$ LOW, I50 = HIGH | $\pm \mathrm{IPD} 2$ | $\pm 80$ | $\pm 102$ | $\pm 120$ | $\mu \mathrm{A}$ |
|  | I100 = LOW, $150=$ LOW | $\pm \mathrm{I}_{\text {PD1 }}$ | $\pm 40$ | $\pm 50$ | $\pm 60$ | $\mu \mathrm{A}$ |
|  | TRI = HIGH | $\pm \mathrm{I}_{\mathrm{PD}, \text { tri }}$ |  |  | $\pm 100$ | nA |
| Effective phase noise *) | $\mathrm{IPD}=203 \mu \mathrm{~A}$ | $L_{\text {PD }}$ |  | -163 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| Lock indication, PLCK |  |  |  |  |  |  |
| Leakage current | $\mathrm{V}_{\text {PLCK }}=5.5 \mathrm{~V}$ | $\mathrm{IPLCK,L}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Saturation voltage | $\mathrm{I}_{\text {PLCK }}=0.5 \mathrm{~mA}$ | $\mathrm{V}_{\text {PLCK,sat }}$ |  |  | 0.5 | V |

*) The phase detector's phase-noise contribution to the VCO's frequency spectrum is referred to the operating frequency of the phase detector divided by 4 , according to the fractional- N technique (regularly: 16 kHz ).

## Electrical Characteristics (continued)

Test conditions: $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Frequency doubler, FDO, NFDO $\quad$ Pins 9 and 10 |  |  |  |  |  |  |
| Output current | $\mathrm{V}_{\mathrm{FDO}}=\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{NFDO}}=\mathrm{V}_{\mathrm{S}}$, <br> $2 \mathrm{IFD}=\mathrm{LOW}$ | $\mathrm{I}_{\mathrm{FDOL}}$, <br> $\mathrm{I}_{\mathrm{NFDOL}}$ | 0.4 | 0.5 | 0.6 | $\mathrm{~mA}_{\mathrm{pp}}$ |
|  | $\mathrm{V}_{\mathrm{FDO}}=\mathrm{V}_{\mathrm{S}}, \mathrm{V}, \mathrm{V}_{\mathrm{NFDO}}=\mathrm{V}_{\mathrm{S}}$, <br> $2 \mathrm{IFD}=\mathrm{HIGH}$ | $\mathrm{I}_{\mathrm{FDOH}}$, <br> $\mathrm{I}_{\mathrm{NFDOH}}$ | 0.8 | 1.0 | 1.2 | $\mathrm{~mA}_{\mathrm{pp}}$ |
| Minimum output voltage | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{FDO}}$, <br> $\mathrm{V}_{\mathrm{NFDO}}$ | 4 |  |  | V |

## Switches, SWa

| Leakage current | $\mathrm{V}_{\mathrm{SWa}}=5.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{SW}, \mathrm{L}}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :--- | :--- | :---: | :---: |
| Saturation voltage | $\mathrm{I}_{\mathrm{SWa}}=4 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{SW}, \mathrm{sat}}$ |  |  | 0.5 | V |

## Address selection, ADR

Pin 6

| $\mathrm{AS} 1=0, \mathrm{AS} 2=0$ |  |  | 0 |  | $0.1 \mathrm{~V}_{\mathrm{S}}$ | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{AS} 1=0, \mathrm{AS} 2=1$ |  |  |  | open |  |  |
| $\mathrm{AS} 1=1, \mathrm{AS} 2=0$ |  |  | $0.4 \mathrm{~V}_{\mathrm{S}}$ |  | $0.6 \mathrm{~V}_{\mathrm{S}}$ | V |
| $\mathrm{AS} 1=1, \mathrm{AS} 2=1$ |  |  | $0.9 \mathrm{~V}_{\mathrm{S}}$ |  | $\mathrm{V}_{\mathrm{S}}$ | V |

$\mathbf{I}^{\mathbf{2}} \mathbf{C}$ bus, $\mathbf{S C L}, \mathbf{S D A}$
Pins 7 and 8

| Input voltage SCL/SDA | HIGH | $\mathrm{V}_{\mathrm{H}}$ | 3 |  | 5.5 | V |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | LOW | $\mathrm{V}_{\mathrm{L}}$ |  |  | 1.5 | V |
| Output voltage SDA <br> (open collector) | $\mathrm{I}_{\text {SDA }}=2 \mathrm{~mA}$, SDA = LOW |  |  |  | 0.4 | V |
| SCL clock frequency |  | $\mathrm{f}_{\text {SCL }}$ | 0.1 |  | 100 | kHz |
| Rise time (SCL, SDA) |  | $\mathrm{t}_{\mathrm{r}}$ |  |  | 1 | $\mu \mathrm{~s}$ |
| Fall time (SCL; SDA) |  | $\mathrm{t}_{\mathrm{f}}$ |  |  | 300 | ns |
| Time before new <br> transmission can start |  | $\mathrm{t}_{\text {buf }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |
| SCL HIGH period |  | $\mathrm{t}_{\text {high }}$ | 4 |  |  | $\mu \mathrm{~s}$ |
| SCL LOW period |  | $\mathrm{t}_{\text {low }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |
| Hold time START |  | $\mathrm{t}_{\text {hdsta }}$ | 4 |  |  | $\mu \mathrm{~s}$ |
| Setup time START |  | $\mathrm{t}_{\text {susta }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |
| Setup time STOP |  | $\mathrm{t}_{\text {sustp }}$ | 4.7 |  |  | $\mu \mathrm{~s}$ |
| Hold time DATA | $\mathrm{t}_{\mathrm{hddat}}$ | 0 |  |  | $\mu \mathrm{~s}$ |  |
| Setup time DATA | $\mathrm{t}_{\text {sudat }}$ | 250 |  |  | ns |  |

## Application Circuit



Figure 6. Application circuit

## Phase Noise Performance

(Example: $\mathrm{SF}_{\text {eff }}=16899, \mathrm{SF}_{\text {ref }, \text { eff }}=1120, \mathrm{f}_{\mathrm{ref}}=17.92 \mathrm{MHz}, \mathrm{I}_{\mathrm{PD}}=200 \mu \mathrm{~A}$, reference oscillator: MARCONI INSTRUMENTS signal generator 2042, spectrum analysis: HP70000, above shown application circuit, band A oscillator of U2309B)


Figure 7.
$10.00 \mathrm{~dB} /$ DIV


Figure 8.

## Integration in TEMIC DAB Receiver Concept



Figure 9. DAB Receiver Frontend

U2733B-C

## Package Dimensions

Package SSO20
Dimensions in mm


13007

## U2733B-C

## Ozone Depleting Substances Policy Statement

It is the policy of TEMIC Semiconductor GmbH to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

> We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

