U2781B

Frequency Synthesizer

Description

The programmable frequency synthesizer IC U2781B for µP-controlled applications is realized with TEMIC Semi-conductors' advanced UHF process which is very suitable for combinations of fast ECL logic and low-current I²L logic. The benefits are high input sensitivity combined with low power consumption and therefore small packages (SSO20). This makes the device a perfect

Features

- Very low current consumption (typ. 3 V/5 mA)
- Supply-voltage range: 2.7 to 5.5 V
- Max. input frequency: 1.1 GHz
- Programmable prescaler 64/65 or 128/129
- Controlled by 3-wire bus with f_{clock} up to 500 kHz
- Status output for PLL lock/ unlock condition
- Very fast phase detector
- SSO20 package
- ESD protection in accordance with MIL-STD. 883 method 3015 class 2

choice for cordless phones and handheld cellular radio sets up to 1.1 GHz.

Electrostatic sensitive device.

Observe precautions for handling.



Benefits

- Very low current consumption extends talk time
- Few external components and SSO package save costs and space

Block Diagram




Figure 1. Block diagram

Ordering Information

Extended Type Number	Package	Remarks				
U2781B-MFS	SS020	Tube, MOQ 830 pcs				
U2781B-MFSG3	SS020	Taped and reeled, MOQ 4000 pcs				





Functional Description

The IC is controlled by a 3-wire bus with Clock, Data and Enable inputs for programming the scaling factors of the programmable counter, the reference counter and the prescaler.

A TCXO can be connected to the oscillator input (OSCi) as an alternative solution to the common crystal reference oscillator. In that case, the oscillator output (OSCo)

should be left open.

The charge-pump output operates as switched current sources. The characteristics of the phase-locked loop can be determinated by the external lowpass filter.

The phase characteristic of the phase detector is convertible and thus matchable to different frequency/ tuning voltage characteristics.

Pin Description




Figure 2. Pinning

Pin	Symbol	Function
1	Osci	Oscillator input
2	n.c.	Not connected
3	Osco	Oscillator output
4	V_{SCP}	Charge-pump supply voltage
5	V_s	Supply voltage
6	CP	Charge-pump output
7	GND	Ground
8	LDo	Lock-detector output
9	n.c.	Not connected
10	RFi	VCO input
11	Clock	3-wire bus Clock
12	n.c.	Not connected
13	Data	3-wire bus Data
14	Enable	3-wire bus Enable
15	PS	Phase select input
16	n.c.	Not connected
17	Mo	Monitor output for fp and fr
18	n.c.	Not connected
19	n.c.	Not connected
20	n.c.	Not connected

Absolute Maximum Ratings

Parameters	Symbol	Value	Unit
Supply voltage	V_{S}	-0.3 to 6	V
RF input	V_{RF}	V_{S}	V
Oscillator input voltage	V_{Osci}	1	V
Oscillator output voltage	V_{Osco}	1.5	V
Bus input voltage	$V_{ m BUS}$	6	V
Phase-select input voltage	V_{PS}	6	V
Charge-pump input voltage	V_{SCP}	6	V
Storage temperature	T_{stg}	- 40 to 125	°C

2 (9) Rev. A3, 19-May-99



Operating Range

Parameters	Symbol	Value	Unit
Supply voltage	V_{S}	2.7 to 5.5	V
Ambient temperature	T _{amb}	- 40 to 85	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient SSO20	R_{thJA}	140	K/W

Electrical Characteristics

 $T_{amb} = 25$ °C, $V_S = 2.7$ to 5.5 V, unless otherwise specified

Parameters	Test Conditions / Pin	Symbol	Min.	Тур.	Max.	Unit
DC supply						
Supply voltage		V_{s}	2.7		5.5	V
Supply current	$V_s = 3 V$	I_s		5		mA
Supply voltage CP		V _{SCP}	V_s		5.5	V
Supply current CP	V _{CP} = 5 V, PLL in locked condition	I _{SCP}		1		μΑ
RF input						
Input voltage	$R_s = 50 \Omega *)$	V _{imin}		20		mV_{RMS}
$f_i = 200 \text{ to } 1100 \text{ MHz}$	$R_s = 50 \Omega *)$	V _{imax}		200		mV_{RMS}
Frequency range		f _{imin} f _{imax}	1100	50 1250		MHz MHz
Scaling factor prescaler		S _{PSC}		64/128		
Scaling factors main counter		$S_{\mathbf{M}}$	4		2047	
Scaling factors swallow counter		S_{S}	0		127	
Reference oscillator					•	
Input voltage	$R_s = 50 \Omega *)$ $R_s = 50 \Omega *)$	V _{imin} V _{imax}		20 200		mV _{RMS} mV _{RMS}
Frequency range		f _{imin} f _{imax}		0,1 20		MHz MHz
Scaling factor reference counter		S _R	4		16383	
3-wire bus (Clock, Data, Enable	e) and PS	•		•	•	•
High input voltage		V_{iH}	1.5	0.9		V
Low input voltage		V _{iL}	0		0.4	V
High input current		I_{iH}			5	μΑ
Low input current		I_{iL}	- 5			μΑ
Monitor output (Emitter follow	ver)					
High output voltage	$V_s = 3 V$	V_{iH}	2.1	2.2		V
Low output voltage	$I_{MO} = 0.5 \text{ mA}$	V_{iL}		1.8	1.9	V
Charge-pump output						
Source current	$V_{CP} = 5 \text{ V}$	I _{source}		-1		mA
Sink current		I _{sink}		1		mA
Leakage current	$V_{CP} = 5 \text{ V}$	I _{leak}		±5		nA
Lock-detektor output (open coll	lector)					
Saturation voltage	$I_{LD} = 1 \text{ mA}$	V _{sat}		0.2	0.4	V
Leakage current	$V_{LD} = 5 \text{ V}$	I _{leak}		5		nA

^{*)} RMS voltage at 50 Ω

Rev. A3, 19-May-99 3 (9)



Functional Description

The reference- and the programmable counter can be programmed by the 3-wire bus (Clock, Data and Enable). The Data Signal is transfered bit by bit into the shift register during the rising edge, starting with the MSB-bit.

As soon as the enable signal is in high condition, the content of the shift register will be taken over either into the 15-bit reference counter latch (C = H) or into the 18-bit latch of the programmable counter (C = L)

Reference Counter (15-bit shift register)

L	SB															MSB
	С	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	PSC

C: Control bit High

PSC: Prescaler scaling factor bit: High – 64/65

Low - 128/129

 $S_{PSC} = 64 \text{ or } 128$

R0 to R13: These bits are setting the reference counter S_R

 $S_R = R0 \times 2^0 + R1 \times 2^1 + to + R12 \times 2^{12} + R13 \times 2^{13}$

permitted scaling factors for S_R: 4 to 16383

Programmable Counter (18-bit shift register)

LS	В																		MSB
C	7	SO	S1	S2	S3	S4	S5	S 6	M 0	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10

C: Control bit Low

S0 to S6: These bits are setting the swallow counter S_S .

 $S_S = S0 \times 2^0 + S1 \times 2^1 + to + S5 \times 2^5 + S6 \times 2^6$

permitted scaling factors for S_S : 0 to 127, $S_S < S_M$

M0 to M10: These bits are setting the main counter S_M .

 $S_M = M0 \times 2^0 + M1 \times 2^1 + to + M9 \times 2^9 + M10 \times 2^{10}$

permitted scaling factors for S_M: 4 to 2047

Total scaling factor S_P of the programmable counter

$$S_P = (S_{PSC} \times S_M) + S_S$$
 Condition: $S_S < S_M$

VCO Frequency

$$f_{VCO} = ((S_{PSC} \times S_M) + S_S) \times f_{RefOsc} / S_R$$



Timing 3-Wire Bus




Figure 3.

Phase-Detector Polarity

The polarity of the phase detector can be changed by the PS input. Depending on the PS input level, the charge-pump current will also be inverted. The monitor output

signal MO (emitter follower output with ECL level) will be switched over from f_P to f_R simultanously.

	PS = High	n or Open	PS = Low				
	CP	MO	CP	MO			
$f_R > f_P$	I_{sink}	f_R	I _{source}	f_P			
$f_{\mathbf{R}} < f_{\mathbf{P}}$	I _{source}	f_R	I _{sink}	f_{P}			
$f_{\mathbf{R}} = f_{\mathbf{P}}$	0	f_R	0	f_{P}			


Depending on the VCO frequency versus tuning voltage characteristic, the PS input has to be programmed as follows:

For increasing tuning voltage and increasing frequency: PS = High or open decreasing frequency: PS = Low.

Rev. A3, 19-May-99 5 (9)



Pulse Diagram Phase and Lock Detector



The LD output is in unlocked condition at low level and the pulsewidth is in reference to the phase respectively frequency difference at the phase detector. If the phase detector output pulses are smaller than 100 ns, the LD output changes to high and indicates "lock" condition.

Test Circuit

Input sensitivity




Figure 5.

6 (9) Rev. A3, 19-May-99

Typical Input Sensitivity




Figure 6.

Application Circuit




Figure 7.

Rev. A3, 19-May-99 7 (9)



Input Impedance





Figure 8.

Package Information



8 (9) Rev. A3, 19-May-99



Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC Semiconductor GmbH** to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423

Rev. A3, 19-May-99