# Low Power High Speed Operational Amplifier 

## feATURES

－1mA Supply Current
－50V／us Slew Rate
－11MHz Gain Bandwidth
－Unity Gain Stable
－430ns Settling Time to $0.1 \%$ ， 10 V Step
－ $6 \mathrm{~V} / \mathrm{mV}$ DC Gain， $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$
－ 1 mV Maximum Input Offset Voltage
－50nA Input Offset Current
－500nA Input Bias Current
－$\pm 12 \mathrm{~V}$ Minimum Output Swing into $2 \mathrm{k} \Omega$
－Wide Supply Range $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
－Drives All Capacitive Loads

## APPLICATIONS

－Wideband Amplifiers
－Buffers
－Active Filters
－Data Acquisition Systems

## DESCRIPTIOn

The LT1200 is a low power high speed operational ampli－ fier with excellent DC performance．The LT1200 features much lower supply current than devices with comparable bandwidth and slew rate．The circuit is a single gain stage with outstanding settling characteristics．The fast settling time makes the circuit an ideal choice for data acquisition systems．The output is capable of driving a $2 \mathrm{k} \Omega$ load to $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies and a $500 \Omega$ load to $\pm 3 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies．The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications．
The LT1200 is a member of a family of fast，high per－ formance amplifiers that employ Linear Technology Corporation＇s advanced bipolar complementary processing．

## TYPICAL APPLICATION

DAC Current to Voltage Converter


Inverter Pulse Response


## LT1200

## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................. 36V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ........................................................ $\pm$ V $_{S}$
Output Short Circuit Duration (Note 1) ........... Indefinite
Operating Temperature Range LT1200C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature Plastic Package $\qquad$  $150^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .). $\qquad$ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1200CN8 <br> LT1200CS8 |
| $\begin{array}{cc}\text { N8 PACKAGE } & \text { S8 PACKAGE } \\ \text { 8-LEAD PLASTIC DIP } & \text { 8-LEAD PLASTIC SOIC }\end{array}$ |  |

## eLECTRICAL CHARACTERISTICS <br> $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 1.0 | mV |
| Ios | Input Offset Current |  |  | 50 | 100 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 0.5 | 1.0 | $\mu \mathrm{A}$ |
| $e_{n}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 30 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 0.7 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\underline{\mathrm{R}_{\text {IN }}}$ | Input Resistance | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 48 | 90 |  | $\mathrm{M} \Omega$ |
|  | Input Resistance | Differential |  | 500 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range ${ }^{+}$ |  | 12 | 14 |  | V |
|  | Input Voltage Range ${ }^{-}$ |  |  | -13 | -12 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 80 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 80 | 90 |  | dB |
| $\mathrm{A}_{\text {VOL }}$ | Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| V OUT | Output Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 12.0 | 13.8 |  | $\pm \mathrm{V}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 6 | 12 |  | mA |
| SR | Slew Rate | $A_{\text {VCL }}=-2$, (Note 3) | 30 | 50 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 0.8 |  | MHz |
| GBW | Gain Bandwidth | $\mathrm{f}=0.1 \mathrm{MHz}$ |  | 11 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{V C L}=+1,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 18 |  | ns |
|  | Overshoot | $\mathrm{A}_{\mathrm{VCL}}=+1,0.1 \mathrm{~V}$ |  | 25 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 18 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10V Step, 0.1\% |  | 430 |  | ns |
| $\mathrm{R}_{0}$ | Output Resistance | AvCL $=+1, f=0.1 \mathrm{MHz}$ |  | 1.1 |  | $\Omega$ |
| Is | Supply Current |  |  | 1 | 1.4 | mA |

LT1200

## ELECTRICAL CHARACTERISTICS $\mathrm{v}_{s}= \pm 5, T_{A}=25^{\circ}$, , $v_{c n}=00$ unless dhenwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 1.0 | 3.0 | mV |
| los | Input Offset Current |  |  | 50 | 100 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 0.5 | 1.0 | $\mu \mathrm{A}$ |
|  | Input Voltage Range ${ }^{+}$ |  | 2.5 | 4 |  | V |
|  | Input Voltage Range ${ }^{-}$ |  |  | -3 | -2.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 2.5 \mathrm{~V}$ | 80 | 100 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5 \\ & 4 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
| V OUT | Output Voltage | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 3.0 | 4.0 |  | $\pm \mathrm{V}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 6 | 12 |  | mA |
| SR | Slew Rate | $A_{\text {VCL }}=-2$, (Note 3) | 20 | 33 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 3V Peak, (Note 4) |  | 1.7 |  | MHz |
| GBW | Gain Bandwidth | $\mathrm{f}=0.1 \mathrm{MHz}$ |  | 8.5 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $\mathrm{A}_{\text {VCL }}=+1,10 \%-90 \%, 0.1 \mathrm{~V}$ |  | 23 |  | ns |
|  | Overshoot | $A_{V C L}=+1,0.1 \mathrm{~V}$ |  | 20 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 23 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | -2.5V to 2.5V, 0.1\% |  | 300 |  | ns |
| Is | Supply Current |  |  | 1 | 1.4 | mA |

## ELECTRICFLCMARFCTERISTIC $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \text {, (Note 2) } \\ & \mathrm{V}_{S}= \pm 5 \mathrm{~V} \text {, (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.5 \end{aligned}$ | mV mV |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 11 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\underline{\text { Ios }}$ | Input Offset Current | $V_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 50 | 150 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 0.5 | 1.2 | $\mu \mathrm{A}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 80 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 80 | 90 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{~V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, R_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 2.0 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 8 \\ & 6 \\ & 5 \\ & 4 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Output Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | $\begin{array}{r} 12.0 \\ 3.0 \end{array}$ | $\begin{array}{r} 13.8 \\ 4.0 \end{array}$ |  | $\pm V$ $\pm V$ |
| Iout | Output Current | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  | mA mA |
| SR | Slew Rate | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, A_{\mathrm{VCL}}=-2,(\text { Note } 3) \\ & V_{S}= \pm 5 \mathrm{~V}, A_{\mathrm{VCL}}=-2,(\text { Note } 3) \end{aligned}$ | $\begin{aligned} & 27 \\ & 18 \end{aligned}$ | $\begin{aligned} & 50 \\ & 33 \end{aligned}$ |  | V/ms V/ms |
| Is | Supply Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 1 | 1.6 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured in a gain of -2 between $\pm 10 \mathrm{~V}$ on the output with $\pm 6 \mathrm{~V}$ on the input for $\pm 15 \mathrm{~V}$ supplies and $\pm 2 \mathrm{~V}$ on the output with $\pm 1.75 \mathrm{~V}$ on the input for $\pm 5 \mathrm{~V}$ supplies.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $\mathrm{FPBW}=\mathrm{SR} / 2 \pi \vee p$.

## LT1200

## TYPICAL PGRFORMANCE CHARACTERISTICS



## Output Voltage Swing vs

Resistive Load


LOAD RESISTANCE ( $\Omega$ )


Input Bias Current vs Input Common Mode Voltage


INPUT COMMON MODE VOLTAGE (V)
LT1200 G05

Input Bias Current vs Temperature


Output Voltage Swing vs Supply Voltage


Open Loop Gain vs Resistive Load


LOAD RESISTANCE ( $\Omega$ )

Output Short-Circuit Current vs Temperature


LT1200

## TYPICAL PGRFORMANCE CHARACTERISTICS



Voltage Gain and Phase vs Frequency



LT1200 G11

Output Swing vs Settling Time


Common Mode Rejection Ratio vs Frequency


Frequency Response vs Capacitive Load


Closed Loop Output Impedance vs Frequency




## LT1200

## APPLICATIONS IIFORMATION

The LT1200 may be inserted directly into many applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1200 is shown below.

Offset Nulling


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50. The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking. If feedback resistors greater than $5 \mathrm{k} \Omega$ are used, a parallel capacitor of value:

$$
C_{F} \geq R_{G} \times \frac{C_{I N}}{R_{F}}
$$

should be used to cancel the input pole and optimize dynamic performance. For unity gain applications where a large feedback resistor is used, $\mathrm{C}_{\mathrm{F}}$ should be greater than or equal to $\mathrm{C}_{\mathrm{IN}}$.

## Capacitive Loading

The LT1200 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. The photo of the small signal response with 1000pF load shows 50\% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited by the shortcircuit current.


## DAC Current to Voltage Converter

The wide bandwidth, high slew rate and fast settling time of the LT1200 make it well suited for current to voltage conversion after current output D/A converters. A typical application is shown on page one with a DAC-08 type converter with a full-scale output of 2 mA . A compensation capacitor is used across the feedback resistor to null the pole at the inverting input caused by the DAC output capacitance. The combination of the LT1200 and DAC settles to 40 mV in 550 ns for a 10 V to 0 V step and 450ns for a OV to 10V step.

## Input Considerations

Resistors in series with the inputs are recommended for the LT1200 in applications where the differential input voltage exceeds $\pm 6 \mathrm{~V}$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

## APPLICATIONS INFORMATION

Transient Response

The LT1200 gain bandwidth is 11 MHz when measured at 100 kHz . The actual frequency response in unity gain is considerably higher than 11 MHz due to peaking caused by a second pole beyond the unity gain crossover. This is reflected in the $45^{\circ}$ phase margin and shows up as overshoot in the unity gain small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of one response.

Small Signal, $A_{V}=+1$


Small Signal, $A_{V}=-1$


The large signal reponse in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1200 so that the falling edge slew rate is enhanced which balances the noninverting slew rate.

The large signal, unity gain response shows the characteristic noninverting response of an op amp with an input slew rate much faster than that of the amplifier. In this case the input is slewing at greater than $1000 \mathrm{~V} / \mu \mathrm{s}$.


## Low Voltage Operation

The LT1200 is functional at room temperature with only 3 V of total supply voltage. Under this condition, however, the undistorted output swing is only 0.8 V p-p. A more realistic condition is operation at $\pm 2.5 \mathrm{~V}$ supplies (or 5 V and ground). Under these conditions at room temperature the typical input common mode range is +2.2 V to -1.5 V , and a $1 \mathrm{MHz}, 2.5 \mathrm{~V}_{\text {P-p }}$ sine wave can be faithfully reproduced. With 5 V total supply voltage the gain bandwidth is reduced to 6 MHz and the slew rate is reduced to $20 \mathrm{~V} / \mu \mathrm{s}$.

## TYPICAL APPLICATIONS

100kHz, 2nd Order Butterworth Filter


Two Op Amp Instrumentation Amplifier


TRIM R5 FOR GAIN
TRIM R1 FOR COMMON MODE REJECTION
$B W=125 \mathrm{kHz}$

## SImPLIFIED SCHEmATIC



PACKAGE DESCRIPTIOी Dimensions in inches (millimeters) unless otherwise noted.


S8 Package
8-Lead Plastic SOIC


