捷多邦,专业PCB打样工厂方列外加强的管理区域。 Final Electrical Specifications LTC 1417

CHNOLOGY Low Power 14-Bit, 400ksps Sampling ADC Converter with Serial I/O

January 1999

## **FEATURES**

- Single Supply 5V or ±5V Operation
- Sample Rate: 400ksps
- ±1.25LSB INL and ±1LSB DNL Max
- Power Dissipation: 20mW (Typ)
- Serial Data Output
- No Missing Codes Over Temperature
- Power Shutdown: Nap and Sleep
- External or Internal Reference
- Differential High Impedance Analog Input
- Input Range: 0V to 4.096V or ±2.048V
- 82dB S/(N + D) and 95dB THD at Nyquist
- 16-Pin Narrow SSOP Package

## **APPLICATIONS**

- High Speed Data Acquisition
- Digital Signal Processing
- Isolated Data Acquisition Systems
- Audio and Telecom Processing
- Spectrum Instrumentation

## DESCRIPTION

The LTC®1417 is a low power, 400ksps, 14-bit A/D converter. This versatile device can operate from a single 5V or ±5V supplies. An onboard high performance sample-and-hold, a precision reference and internal trimming minimize external circuitry requirements. The low 20mW power dissipation is made even more attractive with two user-selectable power shutdown modes.


The LTC1417 converts 0V to 4.096V unipolar inputs from a single 5V supply and  $\pm 2.048$ V bipolar inputs from  $\pm 5$ V supplies. DC specs include  $\pm 1.25$ LSB INL,  $\pm 1$ LSB DNL and no missing codes over temperature. Outstanding AC performance includes 82dB S/(N + D) and 95dB THD at the Nyquist input frequency of 200kHz.

The internal clock is trimmed for 2µs maximum conversion time. The clock automatically synchronizes to each sample command, eliminating problems with asynchronous clock noise found in competitive devices. A separate convert start input and a data ready signal (BUSY) ease connections to FIFOs, DSPs and microprocessors.


17, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

400kHz, 14-Bit Sampling A/D Converter




# Effective Bits and Signal-to-(Noise + Distortion) vs Input Frequency



## **ABSOLUTE MAXIMUM RATINGS**

## (Notes 1, 2) Supply Voltage (V<sub>DD</sub>) ...... 6V Negative Supply Voltage (V<sub>SS</sub>) Bipolar Operation Only ...... -6V to GND Total Supply Voltage (V<sub>DD</sub> to V<sub>SS</sub>) Analog Input Voltage (Note 3) Unipolar Operation ...... -0.3V to $(V_{DD} + 0.3V)$ Bipolar Operation.......... $(V_{SS} - 0.3)$ to $(V_{DD} + 0.3V)$ Digital Input Voltage (Note 4) Unipolar Operation ...... -0.3V to 10V Bipolar Operation ...... $(V_{SS} - 0.3V)$ to 10V Digital Output Voltage Unipolar Operation ...... -0.3 to $(V_{DD} + 0.3V)$ Bipolar Operation......( $V_{SS} - 0.3V$ ) to ( $V_{DD} + 0.3V$ ) Power Dissipation ...... 500mW Operating Temperature Range LTC1417C ...... 0°C to 70°C LTC1417I...... –40°C to 85°C Storage Temperature Range ...... -65°C to 150°C Lead Temperature (Soldering, 10 sec)................ 300°C

## PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

## **CONVERTER CHARACTERISTICS** With Internal Reference (Notes 5, 6)

				LTC1417	1		LTC1417	A	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		•	13			14			Bits
Integral Linearity Error	(Note 7)	•		±0.8	±2		±0.5	±1.25	LSB
Differential Linearity Error		•		±0.7	±1.5		±0.35	±1	LSB
Offset Error	External Reference (Note 8)	•		±5	±20		±2	±10	LSB
Full-Scale Error	Internal Reference External Reference = 2.5V			±10 ±5	±60 ±30		±20 ±5	±60 ±15	LSB LSB
Full-Scale Tempco	I <sub>OUT(REF)</sub> = 0, Internal Reference, Commercial I <sub>OUT(REF)</sub> = 0, Internal Reference, Industrial I <sub>OUT(REF)</sub> = 0, External Reference			±15 ±5			±10 ±20 ±1		ppm/°C ppm/°C ppm/°C

## **ANALOG INPUT (Note 5)**

SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
V <sub>IN</sub>	Analog Input Range (Note 9)	$4.75V \le V_{DD} \le 5.25V$ (Unipolar) $4.75V \le V_{DD} \le 5.25V$ , $-5.25V \le V_{SS} \le -4.75V$ (Bipolar)	•	0 to 4.096 ±2.048		V
I <sub>IN</sub>	Analog Input Leakage Current	CONVST = High	•		±1	μΑ
C <sub>IN</sub>	Analog Input Capacitance	Between Conversions (Sample Mode) During Conversions (Hold Mode)		14 3		pF pF

## ANALOG INPUT (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>ACQ</sub>	Sample-and-Hold Acquisition Time		•		150	500	ns
t <sub>AP</sub>	Sample-and-Hold Aperture Time				-1.5		ns
t <sub>jitter</sub>	Sample-and-Hold Aperture Time Jitter				5		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio	$0V < (A_{IN}^+ = A_{IN}^-) < 4.096V (Unipolar)$			65		dB
		$-2.048V < (A_{IN}^+ = A_{IN}^-) < 2.048V $ (Bipolar)			65		dB

# **DYNAMIC ACCURACY** (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
S/(N + D)	Signal-to-(Noise + Distortion) Ratio	100kHz Input Signal 200kHz Input Signal	•	79	82 82		dB dB
THD	Total Harmonic Distortion	100kHz Input Signal, First Five Harmonics 200kHz Input Signal, First Five Harmonics	•	-85	-95 -95		dB dB
SFDR	Spurious Noise Dynamic Range	200kHz Input Signal	•		95		dB
IMD	Intermodulation Distortion	f <sub>IN1</sub> = 90kHz, f <sub>IN2</sub> = 100kHz			-90		dB
	Full Power Bandwidth				10		MHz
	Full Linear Bandwidth	$S/(N + D) \ge 77dB$			8.0		MHz

# INTERNAL REFERENCE CHARACTERISTICS (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0	2.480	2.500	2.520	V
V <sub>REF</sub> Output Tempco	I <sub>OUT</sub> = 0, Commercial I <sub>OUT</sub> = 0, Industrial		±10 ±20		ppm/°C ppm/°C
V <sub>REF</sub> Line Regulation	$4.75V \le V_{DD} \le 5.25V$ $-5.25V \le V_{SS} \le -4.75V$		0.05 0.05		LSB/V LSB/V
V <sub>REF</sub> Output Resistance	$0.1\text{mA} \le \left  I_{\text{OUT}} \right  \le 0.1\text{mA}$		8		kΩ

# DIGITAL INPUTS AND DIGITAL OUTPUTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 5.25V	•	2.4			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 4.75V	•			0.8	V
I <sub>IN</sub>	Digital Input Current	$V_{IN} = 0V \text{ to } V_{DD}$	•			±10	μΑ
C <sub>IN</sub>	Digital Input Capacitance				1.4		pF
V <sub>OH</sub>	High Level Output Voltage	$V_{DD} = 4.75V, I_0 = -10\mu A$ $V_{DD} = 4.75V, I_0 = -200\mu A$	•	4.0	4.74		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{DD} = 4.75V$ , $I_0 = 160\mu A$ $V_{DD} = 4.75V$ , $I_0 = -1.6mA$	•		0.05 0.10	0.4	V
I <sub>OZ</sub>	High-Z Output Leakage D <sub>OUT</sub> , CLKOUT	$V_{OUT} = OV \text{ to } V_{DD}, \overline{RD} \text{ High}$	•			±10	μΑ
C <sub>OZ</sub>	High-Z Output Capacitance D <sub>OUT</sub> , CLKOUT	RD High (Note 9)	•			15	pF
I <sub>SOURCE</sub>	Output Source Current	V <sub>OUT</sub> = 0V			-10		mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = V_{DD}$			10		mA

# LTC1417

# POWER REQUIREMENTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{DD}$	Positive Supply Voltage (Notes 10, 11)			4.75		5.25	V
$V_{SS}$	Negative Supply Voltage (Note 10)	Bipolar Only (V <sub>SS</sub> = 0V for Unipolar)		-4.75		-5.25	V
I <sub>DD</sub>	Positive Supply Current  Nap Mode Sleep Mode	Unipolar, $\overline{\text{RD}}$ High (Note 5)  Bipolar, $\overline{\text{RD}}$ High (Note 5)  SHDN = 0V, $\overline{\text{RD}}$ = 0V  SHDN = 0V, $\overline{\text{RD}}$ = 5V	•		4.0 4.3 750 0.1	5.5 6.0	mA mA μA μA
I <sub>SS</sub>	Negative Supply Current Nap Mode Sleep Mode	Bipolar, RD High (Note 5) SHDN = 0V, RD = 0V SHDN = 0V, RD = 5V	•		2.0 0.7 1.5	2.8	mA μA nA
P <sub>DIS</sub>	Power Dissipation	Unipolar Bipolar	•		20.0 31.5	27.5 44	mW mW

# TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SAMPLE(MAX)</sub>	Maximum Sampling Frequency		•	400			kHz
t <sub>CONV</sub>	Conversion Time		•		1.8	2.25	μS
t <sub>ACQ</sub>	Acquisition Time		•		150	500	ns
$t_{ACQ} + t_{CONV}$	Acquisition Plus Conversion Time		•		2.1	2.5	μS
t <sub>1</sub>	SHDN↑ to CONVST↓ Wake-Up Time from Nap Mode	(Note 10)			500		ns
$t_2$	CONVST Low Time	(Notes 10, 11)	•	40			ns
t <sub>3</sub>	CONVST to BUSY Delay	C <sub>L</sub> = 25pF	•		35	70	ns
$\overline{t_4}$	Data Ready Before BUSY↑	C <sub>L</sub> = 25pF	•	7	12		ns
t <sub>5</sub>	Delay Between Conversions	(Note 10)	•	250			ns
$\overline{t_6}$	Wait Time RD↓ After BUSY↑		•	-5			ns
t <sub>7</sub>	Data Access Time After RD↓	C <sub>L</sub> = 25pF			15	30	ns
			•			40	ns
		C <sub>L</sub> = 100pF			20	40	ns
			•			55	ns
<u>t<sub>8</sub></u>	Bus Relinquish Time		•			35	ns
t <sub>9</sub>	RD Low Time		•	t <sub>7</sub>			ns
t <sub>10</sub>	CONVST High Time		•	40			ns
t <sub>11</sub>	Delay Time, SCLK↓ to D <sub>OUT</sub> Valid	C <sub>L</sub> = 25pF	•		15	40	ns
t <sub>12</sub>	Time from Previous Data Remain Valid After SCLK↓	C <sub>L</sub> = 25pF	•	5	10		ns
f <sub>SCLK</sub>	Shift Clock Frequency		•	0		20	MHz
f <sub>EXTCLKIN</sub>	External Conversion Clock Frequency		•	0.05		9	MHz
t <sub>dEXTCLKIN</sub>	Delay Time, CONVST↓ to External Conversion Clock Input	(Note 9)	•			20	μS

## TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>H SCLK</sub>	SCLK High Time		•	40			ns
t <sub>L SCLK</sub>	SCLK Low Time		•	40			ns
t <sub>H EXTCLKIN</sub>	EXTCLKIN High Time		•	0.04		20	μS
t <sub>l extclkin</sub>	EXTCLKIN Low Time		•	0.04		20	μS

The  $\bullet$  indicates specifications which apply over the full operating temperature range; all other limits and typicals  $T_A = 25^{\circ}C$ .

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND and AGND wired together (unless otherwise noted).

**Note 3:** When these pin voltages are taken below  $V_{SS}$  or above  $V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA without latchup if the pin is driven below  $V_{SS}$  (ground for unipolar mode) or above  $V_{DD}$ .

**Note 4:** When these pin voltages are taken below  $V_{SS}$  they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  without latchup. These pins are not clamped to  $V_{DD}$ .

**Note 5:**  $V_{DD} = 5V$ ,  $V_{SS} = -5V$ ,  $f_{SAMPLE} = 400$ kHz,  $t_r = t_f = 5$ ns unless otherwise specified.

**Note 6:** Linearity, offset and full-scale specifications apply for a single-ended  $A_{IN}^+$  input with  $A_{IN}^-$  grounded.

**Note 7:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 8:** Bipolar offset is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 00 and 1111 1111 1111 111.

Note 9: Guaranteed by design, not subject to test.

Note 10: Recommended operating conditions.

**Note 11:** The falling  $\overline{\text{CONVST}}$  edge starts a conversion. If  $\overline{\text{CONVST}}$  returns high at a critical point during the conversion it can create small errors. For best results ensure that  $\overline{\text{CONVST}}$  returns high either within 625ns after conversion start or after  $\overline{\text{BUSY}}$  rises.

## PIN FUNCTIONS

A<sub>IN</sub>+ (Pin 1): Positive Analog Input.

A<sub>IN</sub><sup>-</sup> (Pin 2): Negative Analog Input.

 $V_{REF}$  (Pin 3): 2.50V Reference Output. Bypass to AGND with  $1\mu F$ .

**REFCOMP (Pin 4):** 4.096V Reference Output. Bypass to AGND using 10µF tantalum in parallel with 0.1µF ceramic.

AGND (Pin 5): Analog Ground.

**EXTCLKIN (Pin 6):** External Conversion Clock Input. A 5V input will enable the internal conversion clock.

SCLK (Pin 7): Data Clock Input.

CLKOUT (Pin 8): Conversion Clock Output.

**D**<sub>OUT</sub> (**Pin 9**): Serial Data Output. **DGND** (**Pin 10**): Digital Ground.

**SHDN** (Pin 11): Power Shutdown Input. Low selects shutdown. Shutdown mode selected by  $\overline{RD}$ .  $\overline{RD} = 0$  for nap mode and  $\overline{RD} = 1$  for sleep mode.

RD (Pin 22): Read Input. This enables the output drivers.
RD also sets the shutdown mode when SHDN goes low.
RD and SHDN low selects the quick wake-up nap mode,
RD high and SHDN low selects sleep mode.

**CONVST** (Pin 13): Conversion Start Signal. This active low signal starts a conversion on its falling edge.

**BUSY (Pin 14):** The BUSY output shows the converter status. It is low when a conversion is in progress.

 $V_{SS}$  (Pin 15): Negative Supply, –5V for Bipolar Operation. Bypass to AGND using  $10\mu F$  tantalum in parallel with  $0.1\mu F$  ceramic. Analog ground for unipolar operation.

 $V_{DD}$  (Pin 16): 5V Positive Supply. Bypass to AGND with 10μF tantalum in parallel with 0.1μF ceramic.

 $\mathsf{D}_{\mathsf{OUT}}$ 

## **TEST CIRCUITS**

DGND

A) HI-Z TO  $V_{OH}$  and  $V_{OL}$  to  $V_{OH}$ 


#### **Load Circuits for Access Timing**

# D<sub>OUT</sub> 1k


B) HI-Z TO V<sub>OL</sub> AND V<sub>OH</sub> TO V<sub>OL</sub>

DGND

#### **Load Circuits for Output Float Delay**



## FUNCTIONAL BLOCK DIAGRAM



#### **CONVERSION DETAILS**

The LTC1417 uses a successive approximation algorithm and an internal sample-and-hold circuit to convert an analog signal to a 14-bit serial output. The ADC is complete with a precision reference and an internal clock. The control logic provides easy interface to microprocessors and DSPs (please refer to Digital Interface section for the data format).

Conversion start is controlled by the CONVST input. At the start of the conversion the successive approximation register (SAR) is reset. Once a conversion cycle has begun it cannot be restarted.

During the conversion, the internal differential 14-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1, the  $A_{IN}^+$  and  $A_{IN}^-$  inputs are con-

nected to the sample-and-hold capacitors (C<sub>SAMPLF</sub>) during the acquire phase and the comparator offset is nulled by the zeroing switches. In this acquire phase, a minimum delay of 500ns will provide enough time for the sampleand-hold capacitors to acquire the analog signal. During the convert phase the comparator zeroing switches open, putting the comparator into compare mode. The input switches the C<sub>SAMPLE</sub> capacitors to ground, transferring the differential analog input charge onto the summing iunction. This input charge is successively compared with the binary weighted charges supplied by the differential capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the differential DAC output balances the A<sub>IN</sub><sup>+</sup> and A<sub>IN</sub><sup>-</sup> input charges. The SAR contents (a 14-bit data word) which represent the difference of A<sub>IN</sub><sup>+</sup> and A<sub>IN</sub><sup>-</sup> are output through the serial pin  $D_{OLIT}$ .




Figure 1. Simplified Block Diagram

#### DRIVING THE ANALOG INPUT

The differential analog inputs of the LTC1417 are easy to drive. The inputs may be driven differentially or as a singleended input (i.e., the  $A_{IN}^-$  input is grounded). The  $A_{IN}^+$  and  $A_{IN}^-$  inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sampleand-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors at the end of conversion. During conversion, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low then the LTC1417 inputs can be driven directly. As source impedance increases so will acquisition time (see Figure 2). For minimum acquisition time, with high source impedance, a buffer amplifier must be used. The only requirement is that the amplifier driving the analog input(s) must settle after the small current spike before the next conversion starts — 500ns for full throughput rate.




Figure 2. t<sub>ACO</sub> vs Source Resistance

#### **Choosing an Input Amplifier**

Choosing an input amplifier is easy if a few requirements are taken into consideration. First, choose an amplifier that has a low output impedance ( $<100\Omega$ ) at the closed-loop

bandwidth frequency. For example, if an amplifier is used in a gain of 1 and has a closed-loop bandwidth of 10MHz, then the output impedance at 10MHz must be less than  $100\Omega$ . The second requirement is that the closed-loop bandwidth must be greater than 10MHz to ensure adequate small-signal settling for full throughput rate. If slower op amps are used, more settling time can be provided by increasing the time between conversions.

The best choice for an op amp to drive the LTC1417 will depend on the application. Generally, applications fall into two categories: AC applications where dynamic specifications are most critical and time domain applications where DC accuracy and settling time are most critical. The following list is a summary of the op amps that are suitable for driving the LTC1417. More detailed information is available in the Linear Technology Databooks and on the LinearView  $^{\text{TM}}$  CD-ROM.

LT®1354: 12MHz, 400V/µs Op Amp. 1.25mA maximum supply current. Good AC and DC specifications. Suitable for dual supply application.

**LT1357:** 25MHz, 600V/µs Op Amp. 2.5mA maximum supply current. Good AC and DC specifications. Suitable for dual supply application.

**LT1366/LT1367:** Dual/Quad Precision Rail-to-Rail Input and Output Op Amps.  $375\mu$ A supply current per amplifier. 1.8V to  $\pm 15$ V supplies. Low input offset voltage:  $150\mu$ V. Good for low power and single supply applications with sampling rates of 20ksps and under.

**LT1498/LT1499:** 10MHz, 6V/ $\mu$ s, Dual/Quad Rail-to-Rail Input and Output Op Amps. 1.7mA supply current per amplifier. 2.2V to  $\pm 15$ V supplies. Good AC performance, input noise voltage = 12nV/ $\sqrt{Hz}$  (typ).

**LT1630/LT1631:** 30MHz, 10V/ $\mu$ s, Dual/Quad Rail-to-Rail Input and Output Precision Op Amps. 3.5mA supply current per amplifier. 2.7V to  $\pm 15$ V supplies. Best AC performance, input noise voltage = 6nV/ $\sqrt{Hz}$  (typ), THD = -86dB at 100kHz.

#### Input Filtering

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1417 noise and distortion. The small-signal bandwidth of the sample-and-hold circuit is 10MHz. Any noise or distortion products that are present at the analog inputs will be summed over this entire bandwidth. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications. For example, Figure 3 shows a 2000pF capacitor from  $+ A_{IN}$  to ground and a  $100\Omega$  source resistor to limit the input bandwidth to 800kHz. The 2000pF capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch sensitive circuitry. High quality capacitors and resistors should be used since these components can add distortion. NPO and silver mica type dielectric capacitors

have excellent linearity. Carbon surface mount resistors can also generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

#### **Input Range**

The  $\pm 2.048V$  and 0V to 4.096V input ranges of the LTC1417 are optimized for low noise and low distortion. Most op amps also perform well over these ranges, allowing direct coupling to the analog inputs and eliminating the need for special translation circuitry.

Some applications may require other input ranges. The LTC1417 differential inputs and reference circuitry can accommodate other input ranges often with little or no additional circuitry. The following sections describe the reference and input circuitry and how they affect the input range.




Figure 3. RC Input Filter

#### INTERNAL REFERENCE

The LTC1417 has an on-chip, temperature compensated, curvature corrected, bandgap reference which is factory trimmed to 2.500V. It is internally connected to a reference amplifier and is available at Pin 3. A 8k resistor is in series with the output so that it can be easily overdriven in applications where an external reference is required, see Figure 4. The reference amplifier compensation pin (REFCOMP, Pin 4) must be connected to a capacitor to ground. The reference is stable with capacitors of  $1\mu F$  or greater. For the best noise performance, a  $10\mu F$  in parallel with a  $0.1\mu F$  ceramic is recommended.

The  $V_{REF}$  pin can be driven with a DAC or other means to provide input span adjustment. The reference should be kept in the range of 2.25V to 2.75V for specified linearity.

#### UNIPOLAR/BIPOLAR OPERATION AND ADJUSTMENT

Figure 5a shows the ideal input/output characteristics for the LTC1417. The code transitions occur midway between successive integer LSB values (i.e., 0.5LSB, 1.5LSB, 2.5LSB, ... FS – 1.5LSB). The output code is natural binary with 1LSB = FS/16384 = 4.096V/16384 = 250 $\mu$ V. Figure 5b shows the input/output transfer characteristics for the bipolar mode in two's complement format.




Figure 4. Using the LT1460 as an External Reference




Figure 5a. LTC1417 Unipolar Transfer Characteristics




Figure 5b. LTC1417 Bipolar Transfer Characteristics

#### Unipolar Offset and Full-Scale Error Adjustment

#### **Bipolar Offset and Full-Scale Error Adjustment**

Bipolar offset and full-scale errors are adjusted in a similar fashion to the unipolar case. Again, bipolar offset error must be adjusted before full-scale error. Bipolar offset error adjustment is achieved by adjusting the offset applied to the  $A_{IN}^-$  input. For zero offset error apply  $-125\mu V$  (i.e., -0.5LSB) at  $A_{IN}^+$  and adjust the offset at the  $A_{IN}^-$  input until the output code flickers between 0000 0000 0000 00 and 1111 1111 1111 11. For full-scale adjustment, an input voltage of 2.047625V (FS -1.5LSBs) is applied to  $A_{IN}^+$  and R2 is adjusted until the output code flickers between 0111 1111 1111 10 and 0111 1111 1111 111.




Figure 6a. Offset and Full-Scale Adjust Circuit If -5V Is Not Available




Figure 6b. Offset and Full-Scale Adjust Circuit If -5V is Available

#### **BOARD LAYOUT AND GROUNDING**

To obtain the best performance from the LTC1417, a printed circuit board with ground plane is required. The ground plane under the ADC area should be as free of breaks and holes as possible, such that a low impedance path between all ADC grounds and all ADC decoupling capacitors is provided. It is critical to prevent digital noise from being coupled to the analog input, reference or analog power supply lines. Layout should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track.

An analog ground plane separate from the logic system ground should be established under and around the ADC. Pin 5 (AGND) and Pin 10 (DGND) and all other analog grounds should be connected to this single analog ground plane. The REFCOMP bypass capacitor and the  $V_{DD}$  bypass capacitor should also be connected to this analog ground plane. No other digital grounds should be connected to this analog ground plane. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the foil width for

these tracks should be as wide as possible. In applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get errors in the conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a wait state during conversion or by using three-state buffers to isolate the ADC data bus. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The LTC1417 has differential inputs to minimize noise coupling. Common mode noise on the  $A_{IN}^+$  and  $A_{IN}^-$  leads will be rejected by the input CMRR. The  $A_{IN}^-$  input can be used as a ground sense for the  $A_{IN}^+$  input; the LTC1417 will hold and convert the difference voltage between  $A_{IN}^+$  and  $A_{IN}^-$ . The leads to  $A_{IN}^+$  (Pin 1) and  $A_{IN}^-$  (Pin 2) should be kept as short as possible. In applications where this is not possible, the  $A_{IN}^+$  and  $A_{IN}^-$  traces should be run side by side to equalize coupling.




Figure 7. Power Supply Grounding Practice

#### SUPPLY BYPASSING

High quality, low series resistance ceramic,  $10\mu F$  bypass capacitors should be used at the  $V_{DD}$  and REFCOMP pins. Surface mount ceramic capacitors such as Murata GRM235Y5V106Z016 provide excellent bypassing in a small board space. Alternatively  $10\mu F$  tantalum capacitors in parallel with  $0.1\mu F$  ceramic capacitors can be used.

Bypass capacitors must be located as close to the pins as possible. The traces connecting the pins and the bypass capacitors must be kept short and should be made as wide as possible.

#### **DIGITAL INTERFACE**

The LTC1417 operates in serial mode. The  $\overline{RD}$  control input is common to all peripheral memory interfacing. Only four digital interface lines are required, SCLK,  $\overline{CONVST}$ , EXTCLKIN and  $D_{OUT}$ . SCLK, the serial data shift clock can be an external input or supplied by the LTC1417 internal clock.

#### Internal Clock

The ADC has an internal clock. Either the internal clock or an external clock may be used as the conversion clock (see Figure 9). The internal clock is factory trimmed to achieve a typical conversion time of 1.8  $\mu$ s and a maximum conversion time over the full operating temperature range of 2.5  $\mu$ s. No external adjustments are required, and with the guaranteed maximum acquisition time of 0.5  $\mu$ s, throughput performance of 400 ksps is assured.

#### **Power Shutdown**

The LTC1417 provides two power shutdown modes, nap and sleep, to save power during inactive periods. The nap mode reduces the power by 80% and leaves only the digital logic and reference powered up. The wake-up time from nap to active is 500ns (see Figure 8). In sleep mode all bias currents are shut down and only leakage current remains—about  $2\mu A$ . Wake-up time from sleep mode is much slower since the reference circuit must power up

and settle to 0.005% for full 14-bit accuracy. Sleep mode wake-up time is dependent on the value of the capacitor connected to the REFCOMP (Pin 4). The wake-up time is 30ms with the recommended  $10\mu$ F capacitor. Shutdown is controlled by Pin 11 (SHDN); the ADC is in shutdown when it is low. The shutdown mode is selected with Pin 12 (RD); low selects nap, high selects sleep.




Figure 8. SHDN to CONVST Wake-Up Timing

#### **Conversion Control**

Conversion sta<u>rt</u> is controlled by the CONVST input. A falling edge of CONVST pin will start a conversion. Once initiated, it cannot be restarted until the conversi<u>on</u> is complete. Converter status is indicated by the BUSY output. BUSY is low during a conversion.

#### **Data Output**

Output will be active when  $\overline{RD}$  is low. A high  $\overline{RD}$  will three-state the ouput. In unipolar mode ( $V_{SS} = 0V$ ) the data will be in straight binary format (corresponding to the unipolar input range). In bipolar mode ( $V_{SS} = -5V$ ), the data will be in two's complement format (corresponding to the bipolar input range).

#### **Serial Output Mode**

Conversions are started by a falling CONVST edge. After a conversion is completed and the output shift register has been updated,  $\overline{BUSY}$  will go high and valid data will be available on  $D_{OUT}$  (Pin 9). This data can be clocked out either before the next conversion starts or it can be clocked out during the next conversion. To enable the serial data output buffer and shift clock,  $\overline{RD}$  must be low.

Figure 9 shows a function block diagram of the LTC1417. There are two pieces to this circuitry: the conversion clock selection circuit (EXTCLKIN and CLKOUT) and the serial port (SCLK,  $D_{OUT}$  and  $\overline{RD}$ ).

#### Conversion Clock Selection

In Figure 9, the conversion clock controls the internal ADC operation. The conversion clock can be either internal or external. By connecting EXTCLKIN high, the internal clock is selected. This clock generates 16 clock cycles which feed into the SAR for each conversion.

To select an external conversion clock, apply an external conversion clock to EXTCLKIN (Pin 6). (When an external shift clock (SCLK) is used during a conversion, the SCLK should be used as the external conversion clock to avoid the noise generated by the asynchronous clocks. To maintain accuracy the external conversion clock frequency must be between 50kHz and 9MHz.) The SAR sends an end of conversion signal,  $\overline{EOC}$ , that gates the external conversion clock so that only 16 clock cycles can go into the SAR, even if the external clock, EXTCLKIN, contains more than 16 cycles.

When RD is low, these 16 cycles of conversion clock (whether internally or externally generated) will appear on CLKOUT during each conversion and then CLKOUT will remain low until the next conversion. If desired, CLKOUT can be used as a master clock to drive the serial port. Because CLKOUT is running during the conversion, it is important to avoid excessive loading that can cause large supply transients and create noise. For the best performance, limit CLKOUT loading to 20pF.

#### **Serial Port**

The serial port in Figure 9 is made up of a 16-bit shift register and a three-state output buffer that are controlled by two inputs: SCLK and  $\overline{RD}$ . The serial port has one output,  $D_{OUT}$ , that provides the serial output data.

The SCLK is used to clock the shift register. Data may be clocked out with the internal conversion clock operating as a master by connecting CLKOUT (Pin 8) to SCLK (Pin 7) or with an external data clock applied to SCLK. The minimum number of SCLK cycles required to trans-




Figure 9. Functional Block Diagram

fer a data word is 14. Normally, SCLK contains 16 clock cycles for a word length of 16 bits; 14 bits with MSB first, followed by two trailing zeros.

A logic high on  $\overline{RD}$  disables SCLK and three-states  $D_{OUT}$ . In case of using a continuous SCLK,  $\overline{RD}$  can be controlled to limit the number of shift clocks to the desired number (i.e., 16 cycles) and to three-state  $D_{OUT}$  after the data transfer.

In power shutdown mode ( $\overline{SHDN} = low$ ), a high  $\overline{RD}$  selects sleep mode while a low  $\overline{RD}$  selects nap mode.

 $D_{OUT}$  outputs the serial data; 14 bits, MSB first, on the falling edge of each SCLK (see Figures 10 and 11). If 16 SCLKs are provided, the 14 data bits will be followed by two zeros. The MSB (D13) will be valid on the first rising and the first falling edge of the SCLK. D12 will be valid on




Figure 10. SCLK to Dout Delay

the second rising and the second falling edge as will all the remaining bits. The data may be captured on either edge. The largest hold time margin is achieved if data is captured on the rising edge of SCLK.

BUSY gives the end of conversion indication. When the LTC1417 is configured as a master serial device, BUSY can be used as a framing pulse and to three-state the serial port after transferring the serial output data by tying it to the RD pin.




Figure 11. Internal Conversion Clock Selected. Data Transferred During Conversion Using the ADC Clock Output as a Master Shift Clock (SCLK Driven from CLKOUT)

Figures 11 to 14 show several serial modes of operation, demonstrating the flexibility of the LTC1417 serial port.

#### **Serial Data Output During a Conversion**

Using Internal Conversion Clock for Conversion and Data Transfer. Figure 11 shows data from the previous conversion being clocked out during the conversion with the LTC1417 internal clock providing both the conversion clock and the SCLK. The internal clock has been optimized for the fastest conversion time, consequently this mode can provide the best overall speed performance. To select

an internal conversion clock, tie EXTCLKIN (Pin 6) high. The internal clock appears on CLKOUT (Pin 8) which can be tied to SCLK (Pin 7) to supply the SCLK.

Using External Clock for Conversion and Data Transfer. In Figure 12, data from the previous conversion is output during the conversion with an external clock providing both the conversion clock and the shift clock. To select an external conversion clock, apply the clock to EXTCLKIN. The same clock is also applied to SCLK to provide a data shift clock. To maintain accuracy the conversion clock frequency must be between 50kHz and 9MHz.




Figure 12. External Conversion Clock Selected. Data Transferred During Conversion Using the External Clock (External Clock Drives Both EXTCLKIN and SCLK)

It is not recommended to clock data with an external clock during a conversion that is running on an internal clock because the asynchronous clocks may create noise.

#### Serial Data Output After a Conversion

Using Internal Conversion Clock and External Data Clock. In this mode, data is output after the end of each conversion but before the next conversion is started (Figure 13). The internal clock is used as the conversion clock and an external clock is used for the SCLK. This mode is useful in

applications where the processor acts as a master serial device. This mode is SPI and MICROWIRE<sup>TM</sup> compatible. It also allows operation when the SCLK frequency is very low (less than 30kHz). To select the internal conversion clock tie EXTCLKIN high. The external SCLK is applied to SCLK.  $\overline{\text{RD}}$  can be used to gate the external SCLK, such that data will clock only after  $\overline{\text{RD}}$  goes low and to three-state D<sub>OUT</sub> after data transfer. If more than 16 SCLKs are provided, more zeros will be filled in after the data word indefinitely.




Figure 13. Internal Conve<u>rsion</u> Clock Selected. Data Transferred After Conversion Using an External SCLK. BUSY hndicates End of Conversion

**Using External Conversion Clock and External Data Clock**. In Figure 14, data is also output after each conversion is completed and before the next conversion is started. An external clock is used for the conversion clock and either another or the same external clock is used for the SCLK. This mode is identical to Figure 13 except that an external clock is used for the conversion. This mode allows the user to synchronize the A/D conversion to an external clock either to have precise control of the internal bit test timing or to provide a precise conversion time. As in

Figure 13, this mode works when the SCLK frequency is very low (less than 30kHz). However, the external conversion clock must be between 30kHz and 9MHz to maintain accuracy. If more than 16 SCLKs are provided, more zeros will be filled in after the data word indefinitely. To select the external conversion clock, apply an external conversion clock to EXTCLKIN. The external SCLK is applied to SCLK. RD can be used to gate the external SCLK such that data will clock only after RD goes low.






Figure 14. External Conve<u>rsion</u> Clock Selected. Data Transferred After Conversion Using an External SCLK. BUSY↑ Indicates End of Conversion


PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

#### **GN Package** 16-Lead Plastic SSOP (Narrow 0.150)


(LTC DWG # 05-08-1641)












GN16 (SSOP) 0398

# TYPICAL APPLICATION

## Single 5V Supply, 400kHz, 14-Bit Sampling A/D Converter



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
ADCs		
LTC1274/LTC1277	Low Power, 12-Bit, 100ksps ADCs with Parallel Output	10mW Power Dissipation, Parallel/Byte Interface
LTC1412	12-Bit, 3Msps Sampling ADC with Parallel Output	Best Dynamic Performance, SINAD = 72dB at Nyquist
LTC1415	Single 5V, 12-Bit, 1.25Msps ADC with Parallel Output	55mW Power Dissipation, 72dB SINAD
LTC1416	Low Power, 14-Bit, 400ksps ADC with Parallel Output	70mW Power Dissipation, 80.5dB SINAD
LTC1418	Low Power, 14-Bit, 200ksps ADC with Parallel and Serial I/O	True 14-Bit Linearity, 81.5dB, SINAD, 15mW Dissipation
LTC1419	Low Power, 14-Bit, 800ksps ADC with Parallel Output	True 14-Bit Linearity, 81.5dB SINAD, 150mW Dissipaton
LTC1604	16-Bit, 333ksps Sampling ADC with Parallel Output	±2.5V Input, 90dB SINAD, 100dB THD
LTC1605	Single 5V, 16-Bit, 100ksps ADC with Parallel Output	Low Power, ±10V Inputs, Parallel/Byte Interface
DACs		
LTC1595	16-Bit CMOS Mulitplying DAC in SO-8	±1LSB Max INL/DNL, 1nV • sec Glitch, DAC8043 Upgrade
LTC1596	16-Bit CMOS Mulitplying DAC	±1LSB Max INL/DNL, DAC8143/AD7543 Upgrade
Reference		•
LT1019-2.5	Precision Bandgap Reference	0.05% Max, 5ppm/°C Max

1/17; | T/TP 0100 /K • PRINTED IN US