



8-Channel Analog Multiplexer with Serial Interface

July 1995

FEATURES

- **Low R_{ON} : 45 Ω**
- **Single 2.7V to $\pm 5V$ Supply Operation**
- Analog Inputs May Extend to Supply Rails
- **Low Charge Injection**
- **Serial Digital Interface**
- Low Leakage: $\pm 5nA$ Max
- Guaranteed Break-Before-Make
- TTL/CMOS Compatible for All Digital Inputs
- Cascadable to Allow Additional Channels
- Can Be Used as a Demultiplexer

APPLICATIONS

- Data Acquisition Systems
- Communication Systems
- Signal Multiplexing/Demultiplexing

DESCRIPTION


The LTC®1391 is a high performance CMOS 8-to-1 analog multiplexer. It features a serial digital interface which allows several LTC1391s to be wired in series or parallel, increasing the number of MUX channels available using only a single digital port.

The LTC1391 features a typical R_{ON} of 45Ω , a typical switch leakage of $50pA$ and guaranteed break-before-make operation. Charge injection is $\pm 10pC$ maximum. All digital inputs are TTL and CMOS compatible when operated from single or dual supplies. The inputs can withstand $100mA$ fault current.

The LTC1391 is available in 16-pin DIP and narrow SOIC packages.

 LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION



LTC1391

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-)	15V
Input Voltage	
Analog Inputs	($V^- - 0.3V$) to ($V^+ + 0.3V$)
Digital Inputs	$-0.3V$ to 15V
Digital Outputs	$-0.3V$ to ($V^+ + 0.3V$)
Power Dissipation	500mW
Operating Temperature Range	$0^{\circ}C$ to $70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $150^{\circ}C$
Lead Temperature (Soldering, 10 sec)	$300^{\circ}C$

PACKAGE/ORDER INFORMATION

<p>TOP VIEW</p> <p>N PACKAGE 16-LEAD PLASTIC DIP</p> <p>S PACKAGE 16-LEAD PLASTIC SOIC</p> <p>$T_{JMAX} = 125^{\circ}C$, $\theta_{JA} = 70^{\circ}C/W$ (N) $T_{JMAX} = 125^{\circ}C$, $\theta_{JA} = 100^{\circ}C/W$ (S)</p>		ORDER PART NUMBER
		LTC1391CN LTC1391CS

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS

$V^+ = 5V$, $V^- = -5V$, $GND = 0V$, T_A = operating temperature range, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Switch						
V_{ANALOG}	Analog Signal Range	(Note 2)	●	-5	5	V
R_{ON}	On Resistance	$V_S = \pm 3.5V$ $I_D = 1mA$	T_{MIN}		75	Ω
			$25^{\circ}C$	45	75	Ω
			T_{MAX}		120	Ω
	ΔR_{ON} vs V_S			20		%
	ΔR_{ON} vs Temperature			0.5		%/ $^{\circ}C$
$I_{S(OFF)}$	Off Input Leakage	$V_S = 4V$, $V_D = -4V$, $V_S = -4V$, $V_D = 4V$ Channel Off	●	± 0.05	± 5 ± 20	nA nA
$I_{D(OFF)}$	Off Output Leakage	$V_S = 4V$, $V_D = -4V$, $V_S = -4V$, $V_D = 4V$ Channel Off	●	± 0.05	± 5 ± 20	nA nA
$I_{D(ON)}$	On Channel Leakage	$V_S = V_D = \pm 4V$ Channel On	●	± 0.05	± 5 ± 20	nA nA
Input						
V_{INH}	High Level Input Voltage	$V^+ = 5.25V$	●	2.0		V
V_{INL}	Low Level Input Voltage	$V^+ = 4.75V$	●		0.8	V
I_{INL} , I_{INH}	Low or High Level Current	$V_{IN} = 5V$, $0V$	●		± 1	μA
V_{OH}	High Level Output Voltage	$V^+ = 4.75V$, $I_O = -10\mu A$ $I_O = -360\mu A$	●	2.4	4.74 4.45	V V
V_{OL}	Low Level Output Voltage	$V^+ = 4.75V$, $I_O = 1.6mA$	●	0.52	0.8	V
Dynamic						
f_{CLK}	Clock Frequency	(Note 2)			5	MHz
t_{ON}	Enable Turn On Time	$V_S = 2.5V$, $R_L = 1k$, $C_L = 35pF$		260	400	ns
t_{OFF}	Enable Turn Off Time	$V_S = 2.5V$, $R_L = 1k$, $C_L = 35pF$		100	200	ns
t_{OPEN}	Break-Before-Make Interval		35	155		ns
OIRR	Off Isolation	$V_S = 2V_{P-P}$, $R_L = 1k$, $f = 100kHz$		70		dB
Q_{INJ}	Charge Injection	$R_S = 0$, $C_L = 1000pF$, $V_S = 1V$ (Note 2)		± 2	± 10	pC

ELECTRICAL CHARACTERISTICS

$V^+ = 5V$, $V^- = -5V$, $GND = 0V$, T_A = operating temperature range, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Dynamic						
$C_{S(OFF)}$	Source Off Capacitance			5		pF
$C_{D(OFF)}$	Drain Off Capacitance			10		pF
Supply						
I^+	Positive Supply Current	All Logic Inputs Tied Together, $V_{IN} = 0V$ or $5V$	●	15	40	μA
I^-	Negative Supply Current	All Logic Inputs Tied Together, $V_{IN} = 0V$ or $5V$	●	-15	-40	μA

$V^+ = 2.7V$, $V^- = GND = 0V$, T_A = operating temperature range, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Switch						
V_{ANALOG}	Analog Signal Range	(Note 2)	●	0	2.7	V
R_{ON}	On Resistance	$V_S = 1.2V$ $I_O = 1mA$ T_{MIN}			300	Ω
		$25^\circ C$		250	300	Ω
		T_{MAX}			350	Ω
	ΔR_{ON} vs V_S			20		%
	ΔR_{ON} vs Temperature			0.5		%/ $^\circ C$
$I_{S(OFF)}$	Off Input Leakage	$V_S = 2.5V$, $V_D = 0.5V$; $V_S = 0.5V$, $V_D = 2.5V$ (Note 3) Channel Off	●	± 0.05	± 5 ± 20	nA nA
$I_{O(OFF)}$	Off Output Leakage	$V_S = 2.5V$, $V_D = 0.5V$; $V_S = 0.5V$, $V_D = 2.5V$ (Note 3) Channel Off	●	± 0.05	± 5 ± 20	nA nA
$I_{O(ON)}$	On Channel Leakage	$V_S = V_D = 0.5V$, $2.5V$ (Note 3) Channel On	●	± 0.05	± 5 ± 20	nA nA
Input						
V_{INH}	High Level Input Voltage	$V^+ = 3.0V$	●	2.0		V
V_{INL}	Low Level Input Voltage	$V^+ = 2.4V$	●		0.8	V
I_{INL} , I_{INH}	Low or High Level Current	$V_{IN} = 2.7V$, $0V$	●		± 1	μA
V_{OH}	High Level Output Voltage	$V^+ = 2.7V$, $I_O = -20\mu A$ $I_O = -400\mu A$	●	2.68 2.31		V V
V_{OL}	Low Level Output Voltage	$V^+ = 2.7V$, $I_O = 20\mu A$ $I_O = 400\mu A$	●	0.01 0.20	0.8	V V

Dynamic

f_{CLK}	Clock Frequency	(Note 2)			5	MHz
t_{ON}	Enable Turn On Time	$V_S = 1.5V$, $R_L = 1k$, $C_L = 35pF$ (Note 4)		490	800	ns
t_{OFF}	Enable Turn Off Time	$V_S = 1.5V$, $R_L = 1k$, $C_L = 35pF$ (Note 4)		190	400	ns
t_{OPEN}	Break-Before-Make Interval	(Note 4)	125	290		ns
Q_{IRR}	Off Isolation	$V_S = 2V_{P-P}$, $R_L = 1k$, $f = 100kHz$		70		dB
Q_{INJ}	Charge Injection	$R_S = 0$, $C_L = 1000pF$, $V_S = 1V$ (Note 2)		± 1	± 5	pC
$C_{S(OFF)}$	Source Off Capacitance			5		pF
$C_{D(OFF)}$	Drain Off Capacitance			10		pF

Supply

I^+	Positive Supply Current	All Logic Inputs Tied Together, $V_{IN} = 0V$ or $2.7V$	●	0.2	2	μA
-------	-------------------------	---	---	-----	---	---------

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Guaranteed by Design.

Note 3: Leakage current with a single 2.7V supply is guaranteed by correlation with the leakage current of the $\pm 5V$ supply.

Note 4: Timing specifications with a single 2.7V supply are guaranteed by correlation with the $\pm 5V$ timing specifications.

LTC1391

PIN FUNCTIONS

S0, S1, S2, S3, S4, S5, S6, S7 (Pins 1, 2, 3, 4, 5, 6, 7, 8): Analog Multiplexer Inputs.

GND (Pin 9): Digital Ground. Connect to system ground.

CLK (Pin 10): System Clock (TTL/CMOS Compatible). The clock synchronizes the channel selection bits and the serial data transfer from D_{IN} to D_{OUT} .

\overline{CS} (Pin 11): Channel Select Input (TTL/CMOS Compatible). A logic high on this input enables LTC1391 to read-in the channel selection bits or allows digital data transfer

from D_{IN} to D_{OUT} . A logic low enables the desired channel for analog signal transmission.

D_{IN} (Pin 12): Digital Input (TTL/CMOS Compatible). Input for the channel selection bits.

D_{OUT} (Pin 13): Digital Output (TTL/CMOS Compatible). Output from the internal shift register.

V^- (Pin 14): Negative Supply.

D (Pin 15): Analog Multiplexer Output.

V^+ (Pin 16): Positive Supply.

APPLICATIONS INFORMATION

Multiplexer Operation

Figure 1 shows the block diagram of the components within the LTC1391 required for MUX operation. The LTC1391 uses D_{IN} to select its 8 channels and a chip select input \overline{CS} to switch on the selected channel as shown in Figure 2.




Figure 1. Simplified Block Diagram of the MUX Operation

When \overline{CS} is high, the input data on the D_{IN} pin is latched into the 4-bit shift register on the rising clock edge. The input data consists of an “EN” bit and a string of three bits for channel selection. If “EN” bit is logic high as illustrated in the first input data sequence, it enables the selected channel. To ensure correct operation, after the clocking in of the last channel selection bit, i.e. B0, the \overline{CS} must be pulled low before the next rising clock edge. Once the \overline{CS} is pulled low, all channels are simultaneously switched off to ensure a break-before-make interval. After a delay of t_{ON} , the selected channel is switched on allowing signal transmission. The selected channel remains on until the next falling edge of \overline{CS} and after a delay of t_{OFF} , it terminates the analog signal transmission and subsequently allows the selection of next channel. If “EN” bit is logic low,




Figure 2. Multiplexer Operation

Table 1. Logic Table for Channel Selection

Digital Data Transfer Operation

CLK → [CONTROL LOGIC] → [4-BIT SHIFT REGISTER] → D_{OUT}

D_{IN} → [CONTROL LOGIC]

\overline{CS} → [CONTROL LOGIC]

1381 • 503

Timing diagram for a 5-bit shift register. The CLK signal is a periodic square wave. The D_IN signal is a sequence of bits: 1, 2, 3, 4, 5, followed by a shaded region. The D_OUT signal is a sequence of bits: a shaded region, 1, 2, 3, 4, 5, followed by a shaded region. The D_OUT signal is delayed by one clock cycle relative to D_IN.

Multiplexer Expansion

The schematic diagram illustrates the connection of the LTC1391 and LTC1286. The LTC1391 (A and B) are 8-channel analog multiplexers. The LTC1286 is a 1-bit DAC. The circuit includes VCC, VEE, and GND connections, and a 0.1µF bypass capacitor.

0.1µF BYPASS CAPACITORS FROM V⁺ TO GND AND V⁻ TO GND FOR EACH LTC1391

ANALOG INPUTS

ANALOG INPUTS

DATA OUT

DATA IN

CLK

\overline{CS}

0.1µF

V^{CC}

V^{EE}

GND

LTC1391 A

LTC1391 B

LTC1286

V^{REF}

V^{CC}

CLK

D^{OUT}

\overline{CS}

+IN

-IN

GND

S0

S1

S2

S3

S4

S5

S6

S7

V⁺

D

V⁻

D^{OUT}

D^{IN}

\overline{CS}

CLK

GND

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0.1µF

Figure 6. Data Sequence for MUX Expansion

APPLICATIONS INFORMATION

bit “ENB” is high, all channels at MUX A are switched off and one channel of MUX B is switched on.

TYPICAL APPLICATIONS

The schematic diagram illustrates the connection of the LTC1451 ADC. The LTC1391 is configured with its 8-bit analog inputs (S0-S7) connected to the LTC1451's CLK, DIN, CS, and DOUT pins. The LTC1451's VOUT pin is connected to the VCC supply, and its VREF pin is connected to the GND. The optional A/D input filter is shown as a dashed box containing a capacitor and a resistor, connected to the VCC supply. The 0.1µF capacitor is connected to the VCC supply and the GND.

1391 • TA02

0.1µF BYPASS CAPACITORS
FROM V⁺ TO GND
AND V⁻ TO GND FOR EACH LTC1391

V_{CC} V_{EE}

ANALOG INPUTS

1 S0 V⁺ 16
2 S1 D 15
3 S2 V⁻ 14
4 S3 D_{OUT} 13
5 S4 D_{IN} 12
6 S5 \overline{CS} 11
7 S6 CLK 10
8 S7 GND 9

LTC1391 A

1 S0 V⁺ 16
2 S1 D 15
3 S2 V⁻ 14
4 S3 D_{OUT} 13
5 S4 D_{IN} 12
6 S5 \overline{CS} 11
7 S6 CLK 10
8 S7 GND 9

LTC1391 B

1 S0 V⁺ 16
2 S1 D 15
3 S2 V⁻ 14
4 S3 D_{OUT} 13
5 S4 D_{IN} 12
6 S5 \overline{CS} 11
7 S6 CLK 10
8 S7 GND 9

LTC1391 C

1 S0 V⁺ 16
2 S1 D 15
3 S2 V⁻ 14
4 S3 D_{OUT} 13
5 S4 D_{IN} 12
6 S5 \overline{CS} 11
7 S6 CLK 10
8 S7 GND 9

LTC1391 D

1 S0 V⁺ 16
2 S1 D 15
3 S2 V⁻ 14
4 S3 D_{OUT} 13
5 S4 D_{IN} 12
6 S5 \overline{CS} 11
7 S6 CLK 10
8 S7 GND 9

LTC1391 E

1 S0 V⁺ 16
2 S1 D 15
3 S2 V⁻ 14
4 S3 D_{OUT} 13
5 S4 D_{IN} 12
6 S5 \overline{CS} 11
7 S6 CLK 10
8 S7 GND 9

LTC1286

1 V_{REF} 8
2 +IN 7
3 -IN 6
4 GND 5
CLK
D_{OUT}
 \overline{CS}

0.1µF

V_{CC}

DATA OUT

DATA IN*

\overline{CS}

CLK


*REQUIRES FIVE
4-BIT CHANNEL
SECTION DATA BYTES

1391 • TA03

*REQUIRES FIVE
4-BIT CHANNEL
SECTION DATA BYTES


PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

N Package
16-Lead Plastic DIP



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

S Package
16-Lead Plastic SOIC



*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1285	3V 12-Bit ADC	Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE™ Compatible
LTC1286	5V 12-Bit ADC	Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE™ Compatible
LTC1390	Serial Controlled 8 to 1 Analog Multiplexer	Low R _{ON} , Low Charge Injection, Low Power, 16-Pin SO
LTC1451	5V 12-Bit DAC	Complete V _{OUT} DAC, SO-8 Package, Daisy-Chainable, Low Power
LTC1452	5V and 3V 12-Bit DAC	Multiplying V _{OUT} DAC, SO-8 Package, Rail-to-Rail Output, Low Power
LTC1453	3V 12-Bit DAC	Complete V _{OUT} DAC, SO-8 Package, Daisy-Chainable, Low Power

MICROWIRE is a trademark of National Semiconductor.