DS07-13704-1E

16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90590 Series

MB90594/591/F594A/F591/V590A

DESCRIPTION

The MB90590-series with two FULL-CAN interfaces and FLASH ROM is especially designed for automotive and industrial applications. Its main feature are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.5µm CMOS technology, Fujitsu now also offers on-chip FLASH-ROM program memory. An internal voltage booster removes the necessity for a second programming voltage.

An on board voltage regulator provides 3V to the internal MCU core. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 62.5 nsec instruction cycle time from an external 4 MHz clock.

The unit features 4 Stepper Motor Controllers with high current outputs.

Furthermore it features a 6 channel Output Compare Unit and a 6 channel Input Capture Unit with a 16-bit free running timer. Three UARTs constitute additional functionality for communication purposes.

■ FEATURES

- 16-bit core CPU:4MHz external clock (16 MHz internal, 62.5 nsec instr. cycle time)
- New 0.5 μm CMOS Process Technology
- Internal voltage regulator supports 3V MCU core, offering low EMI and low power consumption figures
- Two FULL-CAN interfaces; conforming to Version 2.0 Part A and Part B, flexible message buffering (mailbox and FIFO buffering can be mixed)
- Powerful interrupt functions (8 progr. priority levels; 8 external interrupts)



(Continued)

- EI2OS Automatic transfer function indep.of CPU; 16 ch. of intelligent I/O Services
- 18-bit Time-base counter
- Watchdog Timer
- 3 full duplex UARTs; support 10.4 KBaud (USA standard)
- Serial I/O: 1ch for synchronous data transfer
- A/D Converter: 8 ch. analog inputs (Resolution 10 bits or 8 bits)
- 16-bit reload timer 2ch
- ICU (Input capture) 16bit * 6ch
- OCU (Output capture) 16bit * 6ch
- 16-bit Programmable Pulse Generator 6ch
- Stepping Motor Controller 4ch
- Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)
- 4-byte instruction execution queue
- signed multiply (16bit*16bit) and divide (32bit/16bit) instructions available
- Program Patch Function
- Fast Interrupt processing
- Low Power Consumption 7 different power saving modes: (Sleep, Stop, CPU intermittent mode, Hardware standby,...)
- Sound Generator
- Real Time Watch Timer
- Package: 100-pin plastic QFP

Controller Area Network (CAN) - License of Robert Bosch GmbH

■ PRODUCT LINEUP

The following table provides a quick outlook of the MB90590 Series

Features	MB90V590A	590A MB90F594A/MB90F591 MB90594/MB9059				
CPU	F ² MC-16LX CPU					
System clock	On-chip PLL clock multiplie Minimum instruction exect	er (\times 1, \times 2, \times 3, \times 4, 1/2 when PLL sto ution time: 62.5 ns (4 MHz osc. PLL \times 4)	(qq			
ROM	External	Boot-block Flash memory 256/384 Kbytes Hard-wired reset vector	Mask ROM 256/384 Kbytes			
RAM	6 Kbytes	6/8 Kbytes	6/8 Kbytes			
Technology	0.5 μm CMOS with on- chip voltage regulator for internal power supply	0.5 μm CMOS with on-chip voltage reg- ulator for internal power supply + Flash memory with On-chip charge pump for programming voltage	0.5 μm CMOS with on- chip voltage regulator for internal power supply			
Operating voltage range	5 V	\pm 10% (Target for MB90F591 and MB90	591)			
Temperature range		– 40 to 85 °C				
Package	PGA-256	-256 QFP-100				
UART (3 channels)	Full duplex double buffer Supports asynchronous/sy Baud rate: 4808/5208/961 500K/1M/2Mbp	nchronous (with start/stop bit) transfer 5/10417/19230/38460/62500/500000bps s (synchronous) at System clock = 16MH	s (asynchronous) Iz			
Serial IO	Transfer can be started fro Supports internal clock syr Supports positive-edge an Baud rate : 31.25K/62.5K/	om MSB or LSB nchronized transfer and external clock sy d negative-edge clock synchronization 125K/500K/1Mbps at System clock = 16I	nchronized transfer			
A/D Converter	10-bit or 8-bit resolution 8 Conversion time: 26.3μs (β	input channels per one channel)				
16-bit Reload Timer (2 channels)	Operation clock frequency Supports External Event C	: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System count function	clock frequency)			
Watch Timer	Directly operates with the oscillation clock Facility to correct oscillation deviation Read/Write accessible Second/Minute/Hour registers Signals interrupts					
16-bit IO Timer	Signals an interrupt when overflow Supports Timer Clear when a match with Output Compare(Channel 0) Operation clock freq.: fsys/2 ² , fsys/2 ⁴ , fsys/2 ⁶ , fsys/2 ⁸ (fsys = System clock freq.)					
16-bit Output Compare (6 channels)	Signals an interrupt when Six 16-bit compare registe A pair of compare register	a match with 16-bit IO Timer rs s can be used to generate an output sigr	nal			

(Continued)

Features	MB90V590A	MB90F594A/MB90F591	MB90594/MB90591			
16-bit Input Capture (6 channels)	Rising edge, falling edge or Six 16-bit Capture registers Signals an interrupt upon ex	rising & falling edge sensitive ternal event				
8/16-bit Programma-ble Pulse Gen-erator (6channels)	Twelve 8-bit reload counters Twelve 8-bit reload registers for L pulse width Twelve 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter 6 output pins Operation clock freq.: fsys, fsys/2 1, fsys/2 2, fsys/2 3, fsys/2 4 or 128µs@fosc=4MHz (fsys = System clock frequency, fosc = Oscillation clock frequency)					
CAN Interface (2 channels)	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps					
Stepper Motor Controller (4 channels)	Four high current outputs fo Synchronized two 8-bit PWM Succeeds to MB89940 desig	r each channel ⁄l's for each channel gn resource				
External Inter-rupt (8 channels)	Can be programmed edge s	ensitive or level sensitive				
Sound Gener-ator	8-bit PWM signal is mixed w PWM frequency : 62.5K, 31 Tone frequency : PWM freq	rith tone frequency from 8-bit reload .2K, 15.6K, 7.8KHz at System clock uency / 2 / (reload value + 1)	counter = 16MHz			
IO Ports	Virtually all external pins car All push-pull outputs and sc Bit-wise programmable as ir	n be used as general purpose IO hmitt trigger inputs nput/output or peripheral signal				
Flash Memory		Supports automatic program- ming,Embedded Algorithm TM * Write/Erase/Erase-Suspend/Re- sume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Flash Writer from Minato Electron- ics Inc. Boot block configuration Erase can be performed on each block Block protection with external pro- gramming voltage				

*: Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

PIN ASSIGNMENT



■ PIN DESCRIPTION

No.	Pin name	Circuit type	Function		
82	X0	٨	Oscillation input		
83	X1	A	Oscillation output		
77	RST	В	Reset input		
52	HST	С	Hardware standby input		
85 to 90	P00 to P05	D	General purpose IO		
IN0 to IN5		D	Inputs for the Input Captures		
	P06 to P07 P10 to P13		General purpose IO		
91 to 96	OUT0 to OUT5	D	Outputs for the Output Compares. To enable the signal outputs, the corresponding bits of the Port Direc- tion registers should be set to "1".		
97	P14	D	General purpose IO		
97	RX1	D	RX input for CAN Interface 1		
	P15		General purpose IO		
98	TX1	D	TX output for CAN Interface 1. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
	P16 General purpose IO		General purpose IO		
99	SGO	D	SGO output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
	P17		General purpose IO		
100	SGA	D	SGA output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
1 to 4	P20 to P23	D	General purpose IO		
E to 9	P24 to P27	Ĺ	General purpose IO		
5108	INT4 to INT7	U	External interrupt input for INT4 to INT7		
9 to 10	P30 to P31	D	General purpose IO		
12 to 13	P32 to P33	D	General purpose IO		
	P34		General purpose IO		
14	SOT0	D	SOT output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
	P35		General purpose IO		
15	SCK0	SCK0 D	SCK input/output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		

To Top / Lineup / Index

MB90590 Series

No.	Pin name	Circuit type	Function
16	P36	D	General purpose IO
10	SIN0		SIN input for UART 0
17	P37	D	General purpose IO
17	SIN1		SIN input for UART 1
18 P40 SCK1 10 P41		D	General purpose IO
			SCK input/output for UART 1
		П	General purpose IO
19	SOT1		SOT output for UART 1
20 P42		р	General purpose IO
20	SOT2		SOT output for UART 2
21	P43	D	General purpose IO
21	SCK2		SCK input/output for UART 2
22	P44	П	General purpose IO
22	SIN2		SIN input for UART 2
24	P45	П	General purpose IO
24	SIN3		SIN input for the Serial IO
25 P46		Р	General purpose IO
25	SCK3		SCK input/output for the Serial IO
26	P47		General purpose IO
20	SOT3		SOT output for the Serial IO
	P50 to P55		General purpose IO
28 to 33	PPG0 to PPG5,	D	Outputs for the Programmable Pulse Generators. Pin number 33 is also shared with ADTG input for the external trigger
	ADTG		of the A/D Converter.
38 to 41	P60 to P63	E	General purpose IO
	AN0 to AN3		Inputs for the A/D Converter
43 to 46	P64 to P67	F	General purpose IO
	AN4 to AN7		Inputs for the A/D Converter
47	P56	П	General purpose IO
	TIN		TIN input for the 16-bit Reload Timers
	P57		General purpose IO
48	TOT/WOT	D	TOT output for the 16-bit Reload Timers and WOT output for the Watch Timer. Only one of three output enable flags in these pheripheral blocks can be set at a time. Otherwise the output signal has no meaning.

No.	Pin name	Circuit type	Function
	P70 to P73		General purpose IO
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepping Motor Controller channel 0.
	P74 to P77		General purpose IO
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepping Motor Controller channel 1.
	P80 to P83		General purpose IO
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepping Motor Controller channel 2.
	P84 to P87		General purpose IO
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepping Motor Controller channel 3.
74	P90		General purpose IO
74	TX0		TX output for CAN Interface 0
75	P91	D	General purpose IO
/5	RX0		RX input for CAN Interface 0
76	P92	D	General purpose IO
70	INT0		External interrupt input for INT0
70	P93	D	General purpose IO
70	INT1		External interrupt input for INT1
70	P94		General purpose IO
19	INT2		External interrupt input for INT2
80	P95	П	General purpose IO
00	INT3	D	External interrupt input for INT3
58 68	DVcc		Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53 63 73	DVss		Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)

To Top / Lineup / Index

MB90590 Series

■ I/O CIRCUIT TYPE





Circuit Type	Circuit	Remarks
Н	R R R	 Hysteresis input with pull-down Resistor: 50 Kohm approx. Flash version does not have pull-down register.

■ HANDLING DEVICES

(1)Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

(2)Handling unused input pins

Do not leave unused input pins open, as doing so may cause misoperation of the device. Use a pull-up or pulldown resistor.

(3) Using external clock

To use external clock, drive the X0 and X1 pins in reverse phase.

Below is a diagram of how to use external clock.



Using external clock

(4)Power supply pins (Vcc/Vss)

Ensure that all Vcc-level power supply pins are at the same potential. In addition, ensure the same for all Vsslevel power supply pins. (See the figure below.) If there are more than one Vcc or Vss system, the device may operate incorrectly even within the guaranteed operating range.



(5) Pull-up/down resistors

The MB90590 Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVR + , AVR –) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVR + or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVR + = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more ms (0.2 V to 2.7 V).

(11) Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.

(12) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00h".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are setting other than "00h", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

BLOCK DIAGRAM



MEMORY SPACE

The memory space of the MB90590 Series is shown below

	MB90V590A		MB90594/F594A		MB90591/F591
FFFFFн FF0000н	ROM (FF bank)	FFFFFFн FF0000н	ROM (FF bank)	FFFFFFн FF0000н	ROM (FF bank)
FEFFFFн FE0000н	ROM (FE bank)	FEFFFFн FE0000н	ROM (FE bank)	FEFFFFн FE0000н	ROM (FE bank)
FDFFFFн FD0000н	ROM (FD bank)	FDFFFFн FD0000н	ROM (FD bank)	FDFFFFн FD0000н	ROM (FD bank)
FCFFFFн FC0000н	ROM (FC bank)	FCFFFFн FC0000н	ROM (FC bank)	FCFFFFн FC0000н	
FBFFFFн FB0000н	ROM (FB bank)			FBFFFFн FB0000н	ROM (FB bank)
FAFFFFн FA0000н	ROM (FA bank)			FAFFFFн FA0000н	ROM (FA bank)
F9FFF н F90000 н	ROM (F9 bank)			F9FFFFн F90000н	ROM (F9 bank)
00FFFF⊦ 004000⊔	ROM (Image of EE bank)	00FFFFн 004000⊔	ROM	00FFFFн 004000⊾	ROM (Image of EE bank)
		0010001	(inago of i r bank)	0010001	
0028FFн	RAM 2K			0028FFн	RAM 2K
002100н 0020FFн				002100н 0020FFн	
001FFFн	Peripheral	001FFF⊦	Peripheral	001FFF⊦	Peripheral
001900н 0018FFн		001900н 0018FFн		001900н 0018FFн	· · · · · · · · · · · · · · · · · · ·
	RAM 6K		RAM 6K		RAM 6K
000100н		000100н		000100н	
0000BFн 000000н	Peripheral	0000BFн 000000н	Peripheral	0000BFн 000000н	Peripheral
		-		-	

Memory space map

The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF4000 μ and FFFFF μ is visible in bank 00, while the image between FF0000 μ and FF3FFF μ is visible only in bank FF.

■ I/O MAP

Address	Register	Abbreviation	Access	Pripheral	Initial value
00 н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01 н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02 н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03 н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04 н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05 н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06 н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07 н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB
08 н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09 н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXB
0A to 0F н		Reser	ved		
10 н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11 н	Port 1 direction register	DDR1	R/W	Port 1	00000000
12 н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13 н	Port 3 direction register	DDR3	R/W	Port 3	00000000
14 н	Port 4 direction register	DDR4	R/W	Port 4	00000000
15 н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16 н	Port 6 direction register	DDR6	R/W	Port 6	00000000
17 н	Port 7 direction register	DDR7	R/W	Port 7	00000000
18 н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19 н	Port 9 direction register	DDR9	R/W	Port 9	000000в
1А н		Reser	ved		·
1В н	Analog Input Enable	ADER	R/W	Port 6, A/D	11111111
1C to 1F н		Reser	ved		·
20 н	Serial Mode Control 0	UMC0	R/W		00000100в
21 н	Status 0	USR0	R/W		0001000в
22 н	Input/Output Data 0	UIDR0/ UODR0	R/W	UART0	XXXXXXXXB
23 н	Rate and Datar 0	URD0	R/W		0000000XB
24 н	Serial Mode Control 1	UMC1	R/W		00000100в
25 н	Status 1	USR1	R/W		0001000в
26 н	Input/Output Data 1	UIDR1/ UODR1	R/W	UART1	XXXXXXXX
27 н	Rate and Datar 1	URD1	R/W		0 0 0 0 0 0 0 0X _B

Address	Register	Abbreviation	Access	Peripheral	Initial value
28 н	Serial Mode Control 2	UMC2	R/W		00000100в
29 н	Status 2	USR2	R/W		0001000 _B
2А н	Input/Output Data 2	UIDR2/ UODR2	R/W	UART2	XXXXXXXXB
2В н	Rate and Datar 2	URD2	R/W		0 0 0 0 0 0 0 0XB
2С н	Serial Mode Control	SMCS	R/W		0000в
2D н	Serial Mode Control	SMCS	R/W	Seriel IO	00000010в
2Е н	Serial Data	SDR	R/W	Sellario	XXXXXXXXB
2F н	Edge Selector	SES	R/W		0в
30 н	External Interrupt Enable	ENIR	R/W		0 0 0 0 0 0 0 0 0 _B
31 н	External Interrupt Request	EIRR	R/W		XXXXXXXXB
32 н	External Interrupt Level	ELVR	R/W	 External Interrupt 	00000000
33 н	External Interrupt Level	ELVR	R/W		00000000
34 н	A/D Control Status 0	ADCS0	R/W		00000000
35 н	A/D Control Status 1	ADCS1	R/W	A/D Converter	00000000
36 н	A/D Data 0	ADCR0	R		XXXXXXXXB
37 н	A/D Data 1	ADCR1	R/W		000010XX _B
38 н	PPG0 operation mode control register	PPGC0	R/W	16-bit Programable	0_000_1в
39 н	PPG1 operation mode control register	PPGC1	R/W	Pulse	0_00001в
3А н	PPG0 and PPG1 clock select register	PPG01	R/W	Generator 0/1	00000000
3В н		Reser	ved		
3С н	PPG2 operation mode control register	PPGC2	R/W	16-bit Programable	0_000_1в
3D н	PPG3 operation mode control register	PPGC3	R/W	Pulse	0_00001в
3Е н	PPG2 and PPG3 clock select register	PPG23	R/W	Generator 2/3	00000000
3F н		Reser	ved		
40 н	PPG4 operation mode control register	PPGC4	R/W	16-bit Programable	0_000_1в
41 н	PPG5 operation mode control register	PPGC5	R/W	Pulse	0_00001 _B
42 н	PPG4 and PPG5 clock select register	PPG45	R/W	Generator 4/5	00000000
43 н		Reser	ved		<u>.</u>
44 н	PPG6 operation mode control register	PPGC6	R/W	16-bit Programable	0_0001в
45 н	PPG7 operation mode control register	PPGC7	R/W	Pulse	0_00001в
46 н	PPG6 and PPG7 clock select register	PPG67	R/W	Generator 6/7	00000000
47 н	· · · · · · · · · · · · · · · · · · ·	Reser	ved		

Address	Register	Abbreviation	Access	Peripheral	Initial value
48 н	PPG8 operation mode control register	PPGC8	R/W	16-bit Programable	0_000_1в
49 н	PPG9 operation mode controlregister	PPGC9	R/W	Pulse	0_00001в
4А н	PPG8 and PPG9 clock select register	PPG89	R/W	Generator 8/9	00000000
4В н		Reser	ved		
4C н	PPGA operation mode control register	PPGCA	R/W	16-bit Programable	0_000_1в
4D н	PPGB operation mode control register	PPGCB	R/W	Pulse	0_00001в
4 Е н	PPGA and PPGB clock select register	PPGAB	R/W	Generator A/B	00000000
4 F н					
50 н	Timer Control Status 0	TMCSR0	R/W	16-bit Reload Timer 0	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$
51 н	Timer Control Status 0	TMCSR0	R/W		0 0 0 0в
52 н	Timer Control Status 1	TMCSR1	R/W	16 bit Polood Timor 1	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
53 н	Timer Control Status 1	TMCSR1	R/W		0000в
54 н	Input Captue Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000
55 н	Input Captue Control Status 2/3	ICS23	R/W	Input Capture 2/3	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
56 н	Input Captue Control Status 4/5	ICS45	R/W	Input Capture 4/5	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
57 н		Reser	ved		
58 н	Output Compare Control Status 0	OCS0	R/W	- Output Compare 0/1	$0\ 0\ 0\ 0\ 0\ _\ 0\ 0_B$
59 н	Output Compare Control Status 1	OCS1	R/W		0 0 0 0 0 _B
5А н	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/3	$0\ 0\ 0\ 0\ 0\ _\ 0\ 0_B$
5В н	Output Compare Control Status 3	OCS3	R/W		0 0 0 0 0 _B
5С н	Output Compare Control Status 4	OCS4	R/W	Output Compare 1/5	$0\ 0\ 0\ 0\ 0\ _\ 0\ 0_B$
5D н	Output Compare Control Status 5	OCS5	R/W		00000 _B
5Е н	Sound Control	SGCR	R/W	Sound Constator	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
5F н	Sound Control	SGCR	R/W	Sound Generator	00в
60 н	Watch Timer Control	WTCR	R/W	Watch Timer	$0\ 0\ 0\ _\ 0\ 0\ 0_B$
61 н	Watch Timer Control	WTCR	R/W	Water Timer	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
62 н	PWM Control 0	PWC0	R/W	Stepping Motor Controller 0	000000в
63 н		Reser	ved		
64 н	PWM Control 1	PWC1	R/W	Stepping Motor Controller 1	000000в
65 н		Reser	ved		
66 н	PWM Control 2	PWC2	R/W	Stepping Motor Controller 2	000000в
67 н		Reser	ved	1	
68 н	PWM Control 3	PWC3	R/W	Stepping Motor Controller 3	000000в

Address	Register	Abbreviation	Access	Peripheral	Initial value	
69 to 6С н		Reserved				
6D н	Serial IO Prescaler	CDCR	R/W	Prescaler (Serial IO)	0 XXX 1 1 1 1в	
6E н	Timer Control	TCCS	R/W	I/O Timer	00000000	
6F н	ROM Mirror	ROMM	W	ROM Mirror	XXXXXXX1B	
70 to 8F н	Reserved for CAN	I Interface 0/1. R	lefer to se	ction about CAN Controll	er	
90 to 9D н		Res	served			
9E н	ROM Correction Control Status	PACSR	R/W	ROM Correction	00000000	
9F н	Delayed Interrupt/release	DIRR	R/W	Delayed Interrupt	0в	
А0 н	Low-power Mode	LPMCR	R/W	Low Power Controller	00011000в	
А1 н	Clock Selector	CKSCR	R/W	Low Power Controller	1111100в	
A2 to A7 н		Res	served			
А8 н	Watchdog Control	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _в	
А9 н	Time Base Timer Control	TBTC	R/W	Time Base Timer	1 0 0 1 0 0в	
AA to AD н		Res	served			
АЕ н	Flash Control Status (MB90F594 only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 _B	
AF н		Res	served		•	
В0 н	Interrupt control register 00	ICR00	R/W		0000111в	
В1 н	Interrupt control register 01	ICR01	R/W		00000111в	
В2н	Interrupt control register 02	ICR02	R/W		00000111в	
В3 н	Interrupt control register 03	ICR03	R/W		00000111в	
В4 н	Interrupt control register 04	ICR04	R/W		00000111в	
В5 н	Interrupt control register 05	ICR05	R/W		00000111в	
В6 н	Interrupt control register 06	ICR06	R/W		00000111в	
В7 н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в	
В8 н	Interrupt control register 08	ICR08	R/W	interrupt controller	00000111в	
В9 н	Interrupt control register 09	ICR09	R/W		00000111в	
ВА н	Interrupt control register 10	ICR10	R/W		00000111в	
ВВ н	Interrupt control register 11	ICR11	R/W	-	00000111в	
ВС н	Interrupt control register 12	ICR12	R/W		00000111в	
BD н	Interrupt control register 13	ICR13	R/W		00000111в	
ВЕ н	Interrupt control register 14	ICR14	R/W		00000111в	
BF н	Interrupt control register 15	ICR15	R/W		00000111в	
-					(Continued)	

Address	Register	Abbreviation	Access	Peripheral	Initial value
1900 н	Reload L	PRLL0	R/W		XXXXXXXXB
1901 н	Reload H	PRLH0	R/W	16-bit Programable	XXXXXXXXB
1902 н	Reload L	PRLL1	R/W	Generator 0/1	XXXXXXXXB
1903 н	Reload H	PRLH1	R/W		XXXXXXXXB
1904 н	Reload L	PRLL2	R/W		XXXXXXXXB
1905 н	Reload H	PRLH2	R/W	16-bit Programable	XXXXXXXXB
1906 н	Reload L	PRLL3	R/W	Pulse Generator 2/3	XXXXXXXXB
1907 н	Reload H	PRLH3	R/W		XXXXXXXXB
1908 н	Reload L	PRLL4	R/W		XXXXXXXXB
1909 н	Reload H	PRLH4	R/W	16-bit Programable	XXXXXXXXB
190А н	Reload L	PRLL5	R/W	Pulse Generator 4/5	XXXXXXXXB
190В н	Reload H	PRLH5	R/W		XXXXXXXXB
190С н	Reload L	PRLL6	R/W		XXXXXXXXB
190D н	Reload H	PRLH6	R/W	16-bit Programable Pulse Generator 6/7	XXXXXXXXB
190Е н	Reload L	PRLL7	R/W		XXXXXXXXB
190F н	Reload H	PRLH7	R/W		XXXXXXXXB
1910 н	Reload L	PRLL8	R/W	16-bit Programable	XXXXXXXXB
1911 н	Reload H	PRLH8	R/W		XXXXXXXXB
1912 н	Reload L	PRLL9	R/W	Generator 8/9	XXXXXXXXB
1913 н	Reload H	PRLH9	R/W		XXXXXXXXB
1914 н	Reload L	PRLLA	R/W		XXXXXXXXB
1915 н	Reload H	PRLHA	R/W	16-bit Programable	XXXXXXXXB
1916 н	Reload L	PRLLB	R/W	Generator A/B	XXXXXXXXB
1917 н	Reload H	PRLHB	R/W		XXXXXXXXB
1918 to 191F н		R	eserved		
1920 н	Input Capture 0	IPCP0	R		XXXXXXXX
1921 н	Input Capture 0	IPCP0	R	Innut Conture 0/1	XXXXXXXXB
1922 н	Input Capture 1	IPCP1	R	input Capture 0/1	XXXXXXXXB
1923 н	Input Capture 1	IPCP1	R		XXXXXXXXB
1924 н	Input Capture 2	IPCP2	R		XXXXXXXXB
1925 н	Input Capture 2	IPCP2	R	Input Contura 2/2	XXXXXXXXB
1926 н	Input Capture 3	IPCP3	R	input Capture 2/3	XXXXXXXXB
1927 н	Input Capture 3	IPCP3	R		XXXXXXXXB
		1	1	1	(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
1928 н	Input Capture 4	IPCP4	R		XXXXXXXXB
1929 н	Input Capture 4	IPCP4	R	Input Conturo 1/F	XXXXXXXXB
192А н	Input Capture 5	IPCP5	R	input Capture 4/5	XXXXXXXXB
192В н	Input Capture 5	IPCP5	R		XXXXXXXXB
192C to 192F н		R	eserved		
1930 н	Output Compare 0	OCCP0	R/W		XXXXXXXXB
1931 н	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXXB
1932 н	Output Compare 1	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB
1933 н	Output Compare 1	OCCP1	R/W		XXXXXXXXB
1934 н	Output Compare 2	OCCP2	R/W		XXXXXXXXB
1935 н	Output Compare 2	OCCP2	R/W	Output Compare 2/2	XXXXXXXXB
1936 н	Output Compare 3	OCCP3	R/W	Output Compare 2/3	XXXXXXXXB
1937 н	Output Compare 3	OCCP3	R/W		XXXXXXXXB
1938 н	Output Compare 4	OCCP4	R/W		XXXXXXXXB
1939 н	Output Compare 4	OCCP4	R/W	Output Compore 4/E	XXXXXXXXB
193А н	Output Compare 5	OCCP5	R/W	Output Compare 4/5	XXXXXXXXB
193B н	Output Compare 5	OCCP5	R/W		XXXXXXXXB
193C to 193F н		R	eserved		
1940 н	Timer 0/Reload 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX
1941 н	Timer 0/Reload 0	TMR0/ TMRLR0	R/W		XXXXXXXXB
1942 н	Timer 1/Reload 1	TMR1/ TMRLR1	R/W	16-bit Polood Timer 1	XXXXXXXXB
1943 н	Timer 1/Reload 1	TMR1/ TMRLR1	R/W		XXXXXXXXB
1944 н	Timer Data	TCDT	R/W	IO Timor	00000000в
1945 н	Timer Data	TCDT	R/W		00000000в
1946 н	Frequency Dtata	SGFR	R/W		XXXXXXXXB
1947 н	Amplitude Data	SGAR	R/W	Sound Constant	XXXXXXXXB
1948 н	Decrement Grade	SGDR	R/W	Sound Generator	XXXXXXXXB
1949 н	Tone Count	SGTR	R/W		XXXXXXXXB
194А н	Sub-second Data	WTBR	R/W		XXXXXXXXB
194В н	Sub-second Data	WTBR	R/W	Watch Timer	XXXXXXXXB
194С н	Sub-second Data	WTBR	R/W	vvalun Himei	XXXXX _B
194D н	Second Data	WTSR	R/W		000000в

(Cor	ntinued)
1001	illina o a j

Address	Register	Abbreviation	Access	Peripheral	Initial value
194Е н	Minute Data	WTMR	R/W	Watch Timor	000000в
194F н	Hour Data	WTHR	R/W	Water Timer	00000в
1950 н	PWM1 Compare 0	PWC10	R/W		XXXXXXXXB
1951 н	PWM2 Compare 0	PWC20	R/W	Stepping Motor	XXXXXXXXB
1952 н	PWM1 Select 0	PWS10	R/W	Controller 0	000000в
1953 н	PWM2 Select 0	PWS20	R/W		_0000000в
1954 н	PWM1 Compare 1	PWC11	R/W		XXXXXXXXB
1955 н	PWM2 Compare 1	PWC21	R/W	Stepping Motor	XXXXXXXXB
1956 н	PWM1 Select 1	PWS11	R/W	Controller 1	000000в
1957 н	PWM2 Select 1	PWS21	R/W		_0000000в
1958 н	PWM1 Compare 2	PWC12	R/W		XXXXXXXXB
1959 н	PWM2 Compare 2	PWC22	R/W	Stepping Motor	XXXXXXXXB
195А н	PWM1 Select 2	PWS12	R/W	Controller 2	000000в
195В н	PWM2 Select 2	PWS22	R/W		_0000000в
195С н	PWM1 Compare 3	PWC13	R/W		XXXXXXXXB
195D н	PWM2 Compare 3	PWC23	R/W	Stepping Motor	XXXXXXXXB
195Е н	PWM1 Select 3	PWS13	R/W	Controller 3	000000в
195F н	PWM2 Select 3	PWS23	R/W		_0000000в
1960 to 19FF н		Reserve	ed		
1A00 to 1AFF н	Reserved for CAN In	terface 0. Refer t	to section	about CAN Contro	ller
1B00 to 1BFF \ensuremath{H}	Reserved for CAN In	terface 1. Refer t	to section	about CAN Contro	ller
1C00 to 1CFF \ensuremath{H}	Reserved for CAN In	terface 0. Refer t	to section	about CAN Contro	ller
1D00 to 1DFF н	Reserved for CAN In	terface 1. Refer t	to section	about CAN Contro	ller
1E00 to 1EFF \ensuremath{H}		Reserve	ed		
1FF0 н	ROM Correction Address 0	PADR0	R/W		XXXXXXXX в
1FF1 н	ROM Correction Address 1	PADR0	R/W		XXXXXXXX в
1FF2 н	ROM Correction Address 2	PADR0	R/W	POM Correction	XXXXXXXX в
1FF3 н	ROM Correction Address 3	PADR1	R/W		XXXXXXXX в
1FF4 н	ROM Correction Address 4	PADR1	R/W		XXXXXXXX в
1FF5 н	ROM Correction Address 5	PADR1	R/W		XXXXXXXX в
1FF6 to 1FFF н		Reserve	ed		

Note Initial value of "_" represents unused bit, "X" represents unknown valu Addresses in the rage 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results reading "X" and any write access should not be performed.

CAN CONTROLLERS

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- · Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask

- Two acceptance mask registers in either standard frame format or extended frame formats

• Bit rate programmable from 10 Kbits/s to 2 Mbits/s (when input clock is at 16 MHz)

Address		Pagistar	Abbroviation	A	Initial Value	
CAN0	CAN1	Register	Appreviation	Access	initial value	
000070н	000080н	Message buffer valid register	B\/AL P	D/\/		
000071н	000081н	Nessage Durier valid register	DVALK	17/ 77		
000072н	000082н	Transmit request register		D/\/		
000073н	000083н		INEQN	17/ 77		
000074н	000084н	Transmit cancel register		\٨/		
000075н	000085н		ICANK	vv		
000076н	000086н	Transmit complete register	TCR	R/M		
000077н	000087н		TOR	17/24		
000078н	000088н	Receive complete register	RCR	R/\/		
000079н	000089н	Receive complete register	KOK	17/24		
00007Ан	00008Ан	Remote request receiving register	RRTRR	R/\/		
00007Вн	00008Вн	Remote request receiving register		17/24		
00007Сн	00008Сн	Receive overrup register		R/\/		
00007Dн	00008Dн			1 \/ \ V		
00007Ен	00008Eн	Receive interrunt enable register	RIER	R/M		
00007Fн	00008Fн			17/77		

List of Control Registers

Address		Pagistor	Abbroviation	Access	Initial Value	
CAN0	CAN1	register	ADDIEVIALION	ALLESS		
001С00н	001D00н	Control status register	CSR	R/W/R	00010	
001C01н	001D01 н	Control status register	CON	17/00,17	00000 00-18	
001С02н	001D02н	Last event indicator register	I FIR	R/\/	0 <u>00-000</u> ₀	
001С03н	001D03н		LEIIX	10/00		
001C04н	001D04н	Receive/transmit error counter	RTEC	R	0000000 0000000₀	
001C05н	001D05н		RILO			
001C06н	001D06н	Bit timing register	BTP	R/\/	-1111111 11111111 _▷	
001C07н	001D07н		ык	17/77		
001C08н	001D08н	IDE register	IDER	R/\/	XXXXXXXX	
001C09н	001D09н		IDER	10/00	XXXXXXXB	
001С0Ан	001D0Aн	Transmit RTR register	TRTRR	R/\/	0000000 00000000	
001C0Bн	001D0BH			17,44		
001С0Сн	001D0Cн	Remote frame receive waiting register	RFWTR	R/\/	XXXXXXXX	
001C0Dн	001D0Dн	Remote frame receive waiting register		17/77	XXXXXXXB	
001C0Eн	001D0Eн	Transmit interrunt enable register	TIFR	R/\/	0000000 0000000₀	
001C0Fн	001D0Fн	Transmit interrupt chable register	HEIX	10/00		
001C10н	001D10н				XXXXXXXX	
001C11н	001D11 н	Accentance mask select register		R/W	XXXXXXXB	
001C12н	001D12н		AMOR		XXXXXXXX	
001C13н	001D13н				XXXXXXXB	
001C14н	001D14н				XXXXXXXX	
001C15н	001D15н	Acceptance mask register 0			XXXXXXXB	
001C16н	001D16н		AWIXO	1\/ VV		
001C17н	001D17н					
001C18н	001D18н				XXXXXXXX	
001C19н	001D19н	Acceptance mask register 1		R/W	XXXXXXXXB	
001С1Ан	001D1Aн					
001C1Bн	001D1Bн					

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value	
CAN0	CAN1	Register	Abbreviation	ALLESS		
001А20н	001В20н				XXXXXXXX XXXXXXX	
001А21 н	001B21н	ID register 0		RW		
001А22н	001В22н		IBINO	1.7, 4.4	XXXXX XXXXXXXX	
001А23н	001В23н					
001А24н	001B24н				XXXXXXXX XXXXXXXX	
001A25н	001B25н	ID register 1	IDR1	R/W		
001А26н	001B26н			10/00	XXXXX XXXXXXXX	
001А27 н	001B27 н					
001A28н	001B28н				XXXXXXXX XXXXXXXx	
001А29 н	001В29 н	ID register 2		R/\//		
001А2Ан	001В2Ан		IDIXZ		XXXXX XXXXXXXX	
001А2Вн	001B2Bн					
001A2Cн	001B2Cн		IDR3	R/W	XXXXXXXX XXXXXXXx	
001A2Dн	001B2Dн	ID register 3				
001А2Ен	001B2Eн				XXXXX XXXXXXXX _B	
001A2Fн	001B2Fн					
001А30н	001B30н				XXXXXXXX XXXXXXXX _B	
001А31 н	001В31 н	ID register 4	IDR4	R/W		
001А32н	001В32 н				XXXXX XXXXXXXX	
001А33н	001В33н					
001А34н	001B34н				XXXXXXXX XXXXXXXX	
001A35н	001B35н	ID register 5		R/\//		
001A36н	001В36н			11/ 11	XXXXX XXXXXXXX _B	
001А37 н	001В37 н					
001А38 н	001B38н				XXXXXXXX XXXXXXXx	
001А39 н	001B39н	ID register 6	IDR6	R/W		
001АЗАн	001ВЗАн				XXXXX XXXXXXXX _B	
001А3Вн	001B3Bн					
001A3CH	001B3Cн				XXXXXXXX XXXXXXX	
001А3Dн	001B3Dн	ID register 7	IDR7	R/W		
001А3Eн	001B3Eн			1.7,4.4	XXXXX XXXXXXXX	
001A3Fн	001B3Fн					

List of Message Buffers (ID Registers)

Address		Pogistor	Abbroviation	Accoss	Initial Value	
CAN0	CAN1	Register	Appreviation	Access		
001А40н	001B40 н					
001А41н	001B41 н	ID register 8	אסטו	D/M		
001А42н	001B42 н		IDIXO	17/ 77		
001A43Fн	001B43н					
001А44н	001B44н				XXXXXXXX XXXXXXXx	
001А45н	001B45н	ID register 9		R/W		
001А46н	001B46 н		ibito	10/00	XXXXX XXXXXXXX	
001А47 н	001B47 н					
001A48 н	001B48 н					
001A49 н	001B49 н	ID register 10	IDR10	R/W		
001А4Ан	001B4Aн			XXXXX XXXXXXXX _B		
001A4Bн	001B4Bн					
001A4Cн	001B4Cн			R/W		
001A4Dн	001B4Dн	ID register 11	IDR11			
001A4Eн	001B4Eн				XXXXX XXXXXXXXAB	
001A4Fн	001B4Fн				700000 700000000	
001А50н	001B50н			R/W		
001A51н	001B51н	ID register 12	IDR12			
001А52н	001B52н				XXXXX XXXXXXXX _B	
001А53н	001B53н				700000 700000000	
001А54н	001B54н					
001А55н	001B55н	ID register 13	IDR13	R/W		
001А56н	001В56н			1.7, 4.4	XXXXX XXXXXXXXAB	
001А57 н	001B57 н				700000 700000000	
001А58н	001B58н					
001А59н	001B59н	ID register 14	IDR14	R/W		
001А5Ан	001B5Aн			• •	ХХХХХ ХХХХХХХХАв	
001А5Вн	001B5Bн					
001А5Cн	001B5Cн	4				
001А5Dн	001B5Dн	ID register 15	IDR15	R/W		
001А5Eн	001B5Eн			• •	XXXXX XXXXXXXX	
001A5Fн	001B5Fн					

Address		Pogistor	Abbroviation	Accoss	Initial Value	
CAN0	CAN1	Register	Abbreviation	Access	initial value	
001А60н	001В60 н	DI C register 0		R/W	XXXX _P	
001А61н	001B61 н	DEC register o	DECINO	17/20		
001А62н	001В62н	DI C register 1		R/\//	XXXX⊳	
001А63н	001В63н		DEGITI	10,00		
001А64 н	001B64н	DI C register 2	DI CR2	R/W	XXXX _B	
001А65 н	001B65 н		DEGINE			
001А66н	001В66н	DI C register 3	DI CR3	R/W	XXXX _B	
001А67 н	001B67 н		DEGINO			
001А68 н	001B68 н	DI C register 4	DI CR4	R/W	XXXX _B	
001А69н	001B69н		520111		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
001A6Aн	001B6Aн	DI C register 5	DI CR5	R/W	XXXX _B	
001A6Bн	001B6Bн				/////8	
001A6Cн	001B6Cн	DI C register 6		R/W	XXXXB	
001A6Dн	001B6Dн					
001A6Eн	001B6Eн	DI C register 7	DLCR7	R/W	XXXX _B	
001A6Fн	001B6Fн				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
001А70н	001B70н	DI C register 8	DI CR8	R/W	XXXX	
001A71 н	001B71 н		220110		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
001А72н	001B72 н	DLC register 9	DLCR9	R/W	XXXX _B	
001А73н	001B73н		220110			
001A74н	001B74н	DLC register 10	DLCR10	R/W	XXXX _B	
001А75 н	001B75н					
001А76н	001В76н	DLC register 11	DLCR11	R/W	XXXX _B	
001А77н	001B77 н					
001A78н	001B78н	DLC register 12	DLCR12	R/W	XXXX _B	
001A79н	001B79н					
001А7Ан	001В7Ан	DLC register 13	DLCR13	R/W	XXXX _B	
001A7Bн	001B7Bн			-		
001A7Cн	001B7Cн	DLC register 14	DLCR14	R/W	XXXX _B	
001A7Dн	001B7Dн					
001А7Ен	001B7Eн	DLC register 15	DLCR15	R/W	ХХХХв	
001A7Fн	001B7Fн					
001A80н to	001B80н to	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to	
001A87 н	001B87 н				ΧΧΧΧΧΧΧΑΒ	

List of Message Buffers (DLC Registers and Data Registers)

Address		Pogistor	Abbrovistion	A 00000	Initial Value	
CAN0	CAN1	Register	Appreviation	Access	initial value	
001А88н to 001А8Fн	001B88н to 001B8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXB	
001А90н to 001А97н	001В90н to 001В97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXB	
001А98н to 001А9Fн	001В98н to 001В9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXB	
001AA0н to 001AA7н	001ВА0н to 001ВА7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXB	
001AA8н to 001AAFн	001BA8н to 001BAFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXB	
001AB0н to 001AB7н	001BB0н to 001BB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXB	
001AB8н to 001ABFн	001BB8н to 001BBFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXB	
001AC0н to 001AC7н	001BC0н to 001BC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXB	
001AC8н to 001ACFн	001BC8н to 001BCFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXB	
001AD0н to 001AD7н	001BD0н to 001BD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXB	
001AD8н to 001ADFн	001BD8н to 001BDFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to XXXXXXXB	
001АЕ0н to 001АЕ7н	001ВЕ0н to 001ВЕ7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXB	
001АЕ8н to 001АЕFн	001BE8н to 001BEFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXB	
001AF0н to 001AF7н	001BF0н to 001BF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXB	
001AF8н to 001AFFн	001BF8н to 001BFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXB	

■ INTERRUPT MAP

		Interru	pt vector	Interrupt control register	
interrupt cause	clear	Number	Address	Number	Address
Reset	N/A	# 08	FFFFDC _H		_
INT9 instruction	N/A	# 09	FFFFD8H		_
Exception	N/A	# 10	FFFFD4H		
Time Base Timer	N/A	# 11	FFFFD0H		000000
External Interrupt (INT0 to INT7)	*1	# 12	FFFFCCH	ICR00	0000B0H
CAN 0 RX	N/A	# 13	FFFFC8H	10004	000004
CAN 0 TX/NS	N/A	# 14	FFFFC4H	ICKUI	UUUUD IH
CAN 1 RX	N/A	# 15	FFFFC0H		0000000
CAN 1 TX/NS	N/A	# 16	FFFFBC H	ICRUZ	UUUUDZH
PPG 0/1	N/A	# 17	FFFFB8H		0000 02.
PPG 2/3	N/A	# 18	FFFFB4H	ICRUS	0000638
PPG 4/5	N/A	# 19	FFFFB0H		0000P4
PPG 6/7	N/A	# 20	FFFFAC H	ICK04	0000B4H
PPG 8/9	N/A	# 21	FFFFA8H		0000005
PPG A/B	N/A	# 22	FFFFA4H	ICRUD	UUUUDJH
16-bit Reload Timer 0	*1	# 23	FFFFA0H		000086
16-bit Reload Timer 1	*1	# 24	FFFF9CH	ICKUO	UUUUDUH
Input Capture 0/1	*1	# 25	FFFF98H		000087
Output compare 0/1	*1	# 26	FFFF94H		0000D7H
Input Capture 2/3	*1	# 27	FFFF90H		0000000
Output Compare 2/3	*1	# 28	FFFF8CH		ООООРОН
Input Capture 4/5	*1	# 29	FFFF88H		000080
Output Compare 4/5	*1	# 30	FFFF84 _H	ICKU9	0000098
A/D Converter	*1	# 31	FFFF80H		000084
I/O Timer/Watch Timer	N/A	# 32	FFFF7CH		UUUUDAH
Serial I/O	*1	# 33	FFFF78⊦	ICR11	000088
Sound Generator	N/A	# 34	FFFF74 _H		UUUUDDH
UART 0 RX	*2	# 35	FFFF70н		000080
UART 0 TX	*1	# 36	FFFF6CH		UUUUDCH
UART 1 RX	*2	# 37	FFFF68н		
UART 1 TX	*1	# 38	FFFF64H	101(15	0000DDH
UART 2 RX	*2	# 39	FFFF60H		0000BE
UART 2 TX	*1	# 40	FFFF5CH	101/14	UUUUDEH
Flash Memory	N/A	# 41	FFF58H		
Delayed interrupt	N/A	# 42	FFFF54H		UUUUDEH

- *1: The interrupt request flag is cleared by the I²OS interrupt clear signal.
- *2: The interrupt request flag is cleared by the I²OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the I²OS interrupt clear signal.

- Note: For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the I²OS interrupt clear signal.
- Note: At the end of IIOS, the IIOS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the IIOS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the IIOS clear signal caused by the first event. So it is recommended not to use the IIOS for this interrupt number.
- Note: If IIOS is enabled, IIOS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same IIOS Descriptor which should be unique for each interrupt source.. For this reason, when one interrupt source uses the IIOS, the other interrupt should be disabled.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

Paramotor	Symbol	Value		Unite	Bomarks
Farameter	Symbol	Min.	Max.	Units	Rellidiks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Bower oupply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
Fower supply voltage	AVR±	Vss - 0.3	Vss + 6.0	V	$AVcc \ge AVR\pm$, $AVR+ \ge AVR -$
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	VI	Vss -0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Clamp Current	CLAMP	-2.0	2.0	mA	
"L" level max. output current	IOL1	—	15	mA	Normal outputs
"L" level avg. output current	OLAV1	—	4	mA	Normal outputs, average value
"L" level max. output current	IOL2	—	40	mA	High current outputs
"L" level avg. output current	IOLAV2	—	30	mA	High current outputs, average value
"L" level max. overall output			100	mΔ	Sum of all normal outputs
current			100		
"L" level max. overall output	Σ IOL2		330	mA	Sum of all high current outputs
current					
"L" level avg. overall output	Σ IOLAV1	_	50	mA	Sum of all normal outputs, average value
					Sum of all high ourrant outputs, overage
L level avg. overall output	Σ IOLAV2		250	mA	value
"H" level max_output current	Іон1		_15	mΔ	Normal outputs
"H" level avg_output current			4	mΑ	Normal outputs average value
"H" level max_output current			-40	mA	High current outputs
"H" level avg. output current			-30	mΔ	High current outputs average value
"H" level max_overall output	TOTAVZ		50		
current	∑IOH1	—	-100	mA	Sum of all normal outputs
"H" level max. overall output					
current	∑IOH2		-330	mΑ	Sum of all high current outputs
"H" level avg. overall output	Slavnu		50	m۸	Sum of all normal outputs, overage value
current	∑IOHAV1		-50	ШA	Sum of all normal outputs, average value
"H" level avg. overall output	ΣΙΟΗΔΙ/2		-250	mΔ	Sum of all high current outputs, average
current	21011202		200		value
Power consumption	Po	—	500	mW	MB90F594A, MB90F591
			400	mW	MB90594, MB90591
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.

*2: V₁ and V₀ should not exceed V_{cc} + 0.3 V. V₁ should not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supercedes the V₁ rating.

2. Recommended Conditions

(Vss = AVss = 0 V)

Paramotor	Symbol	Rated Value			Unite	Bomarka	
Faranieter	Symbol	Min.	Тур.	Max.	Units	Remains	
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation	
rower supply vollage	AVcc	3V		5.5	V	Maintains RAM data in stop mode	
Input H voltage	VIHS	0.8 Vcc		Vcc +0.3	V	CMOS hysteresis input pin	
input i i voltage	VIHM	Vcc-0.3		Vcc +0.3	V	MD input pin	
	VILS	$V_{\text{SS}} - 0.3$		0.6Vcc	V	CMOS hysteresis input pin	
input L voltage	VILM	$V_{\text{SS}}-0.3$		Vss + 0.3	V	MD input pin	
Smooth capacitor	Cs	0.022	0.1	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Capaci- tor at the VCC should be greater than this capacitor.	
Operating temperature	TA	-40		+85	°C		



3. DC Characteristics

[İ		(*****	<u>3.0 v±10</u> /%,	ated Value	1440		
Parameter	Symbol	Pin	Test Condition	Min.	Tvp.	Max.	Units	Remarks
Output H voltage	Vон1	Normal outputs	Vcc = 4.5 V, Іон1 = -4.0 mA	Vcc - 0.5	_	_	V	
Output H voltage	Vон2	High cur- rent out- puts	Vcc = 4.5 V, Іон2 = -30.0 mA	Vcc - 0.5	_	_	V	
Output L voltage	V _{OL1}	Normal outputs	Vcc = 4.5 V, lol1 = 4.0 mA	_	_	0.4	V	
Output L voltage	V _{OL2}	High cur- rent out- puts	Vcc = 4.5 V, IoL2 = 30.0 mA	_	_	0.5	V	
Input leak current	lı∟		Vcc = 5.5 V, Vss < V1 < Vcc	-5	_	5	μA	
Analog input leak current	lial	AN0 to AN7	Vcc = 5.5 V, AVss < Vi < AVcc	-1	_	1	μΑ	
			Vcc = 5.0 V±10%,	—	37	60	mA	MB90594
	1		Internal frequency:	—	50	80	mA	MB90F594A
	ICC		At normal opera-	—	TBD	TBD	mA	MB90F591
			tion.	_	TBD	TBD	mA	MB90591
			Vcc = 5.0 V±10%, Internal frequency:	—	13	20	mA	MB90594
	lccs			—	15	23	mA	MB90F594A
			16 MHz,	— TBD TBD	TBD	mA	MB90F591	
Power supply		Maa	At Sleep mode.	—	TBD	TBD	mA	MB90591
current *		VCC	1/20 = 5.0 1/+1%	—	0.3	0.6	mA	MB90594
	lana		Internal frequency:	—	0.35	0.6	mA	MB90F594A
	ICIS		2 MHz,	—	TBD	TBD	mA	MB90F591
			At Timer mode	—	TBD	TBD	mA	MB90591
				—	5	20	μΑ	MB90594
			$V_{cc} = 5.0 V \pm 10\%$,	—	5	20	μΑ	MB90F594A
	ICCH		25°C	—	TBD	TBD	μΑ	MB90F591
				—	TBD	TBD	μΑ	MB90591
Input capacity	CIN	Other than C, AVcc, AVss, AVR+, AVR-, Vcc, Vss, DVcc, DVss		_	10	80	pF	

*: Current values are tentative. They are subject to change without notice according to improvements in the characteristics. The power supply current testing conditions are when using the external clock.

4. AC Characteristics

(1) Clock Timing

			(Vcc	= 5.0 V	±10%, V	ss = AV	ss = 0V, $T_A = -40 \ ^\circ C$ to +85 $\ ^\circ C$	
Parameter	Symbol	Din	Value			Unite	Pomarks	
Farameter	Symbol	FIII	Min.	Тур.	Max.	Units	iteliidi ks	
Oscillation frequency	fc	X0, X1	3	_	16	MHz		
Oscillation cycle time	t CYL	X0, X1	62.5	_	333	ns		
Frequency deviation with PLL *	Δf	_	_	_	5	%		
Input clock pulse width	PWH, PWL	X0	10	_	_	ns	Duty ratio is about 30 to 70%.	
Input clock rise and fall time	tcr, tcr	X0	_	_	5	ns	When using external clock	
Machine clock frequency	fср		1.5	—	16	MHz		
Machine clock cycle time	tcp		62.5	_	666	ns		

*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.





Example of Oscillation circuit

		Make	Oscillator	Frequency (MHz)	C1 (pF)	C2 (pF)	R (Ω)
X0	X1	TBD	TBD	4MHz	TBD	TBD	TBD
C1	R − − − − − − − − − − − − − − − − − − −						





(2) Reset and Hardware Standby Input

		(Vcc = \$	5.0 V±1	0% , Vs	s = AVs	$s = 0V$, $I_A = -40$ °C to +85 °C	
Parameter	Symbol	Pin	Rated Value		Unite	Romarks	
i arameter	Symbol		Min.	Max.	Units	Kemarks	
Reset input time	t RSTL	RST	16 tc₽		ns		
Hardware standby input time	t HSTL	HST	16 tcp		ns		

~ .

"tcp" represents one cycle time of the machine clock.

Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.



(3) Power On Reset

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0\text{V}, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +85)$

Parameter	Symbol	Symbol	Symbol	Symbol	Symbol	Symbol	Symbol	Symbol	Din	Test Condition	Rated	Value	Unite	Pomarks
Falameter	Symbol	ГШ	Test condition	Min. Max.		Units	Remarks							
Power on rise time	tR	Vcc		0.05	30	ms								
Power off time	toff	Vcc		50	_	ms	Due to repetitive operation							



(4) UART0/1/2, Serial I/O Timing

	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0\text{V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$									
Paramotor	Symbol	Pin Symbol	Condition	Value		Unite	Pomarks			
Farameter	Symbol		Condition	Min.	Max.	Units	Nemai K5			
Serial clock cycle time	t scyc	SCK0 to SCK3		8 t CP		ns				
$SCK \downarrow \Rightarrow SOT$ delay time	t slov	SCK0 to SCK3, SOT0 to SOT3	Internal clock opera-	-80	80	ns				
Valid SIN \Rightarrow SCK \uparrow	t ivsh	SCK0 to SCK3, SIN0 to SIN3	tion output pins are C∟ = 80 pF + 1 TTL.	100	_	ns				
SCK $\uparrow \Rightarrow$ Valid SIN hold time	tsнıx	SCK0 to SCK3, SIN0 to SIN3		60	_	ns				
Serial clock "H" pulse width	tsнs∟	SCK0 to SCK3		4 t CP		ns				
Serial clock "L" pulse width	t slsh	SCK0 to SCK3		4 t CP	—	ns				
$SCK \downarrow \Rightarrow SOT$ delay time	t slov	SCK0 to SCK3, SOT0 to SOT3	External clock oper- ation output pins are	_	150	ns				
Valid SIN \Rightarrow SCK \uparrow	tıvsн	SCK0 to SCK3, SIN0 to SIN3	C∟= 80 pF + 1 TTL.	60	_	ns				
SCK^\uparrow \Rightarrow Valid SIN hold time	tsнıx	SCK0 to SCK3, SIN0 to SIN3		60	_	ns				

Note:

- 1. AC characteristic in CLK synchronized mode.
- 2. C_L is load capacity value of pins when testing.
- 3. tcp is the machine cycle (Unit: ns).





(5)Timer Related Resource Input Timing

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0\text{V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$								
Paramotor	Symbol	Din	Condition	Va	lue	Unite	Remarks	
Faianletei	Symbol	FIII	Condition	Min.	Max.	Units		
Input pulse width	tтіwн	TIN0		A top		ne		
	t⊤ıw∟	IN0 to IN5	_	4 (CP	_	115		



(6)Trigger Input Timing

(Vcc = 5.0 V \pm 10%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)

Parameter	Symbol Pin		Va		Value		Pomarks	
Falameter	Symbol	ГШ	Condition	Min.	Max.	Units	Remarks	
Input pulse width	tтrgн ttrgl	INT0 to INT7, ADTG	_	5 tcp	_	ns		



5. A/D Converter

($V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}, 3.0 \text{ V} \le AVR_{+} - AVR_{-}, T_{A} = -40 \text{ °C to } +85 \text{ °C}$)

Paramotor	Symbol	Din		Value		Units	Pomarks
Falance	Symbol	ГШ	Min.	Тур.	Max.	Units	itema ka
Resolution	_	—	_		10	bit	
Conversion error	_	—	_	_	±5.0	LSB	
Nonlinearity error		—			±2.5	LSB	
Differential nonlinearity error	_	—	_	_	±1.9	LSB	
Zero reading voltage	Vот	AN0 to AN7	AVR3.5	AVR- +0.5	AVR- + 4.5	mV	
Full scale reading voltage	Vfst	AN0 to AN7	AVR+-6.5	AVR+-1.5	AVR+ + 1.5	mV	
Conversion time	_	—	-	352tcp	_	ns	
Sampling time	_	—	_	64tcp	_	ns	
Analog port input current	IAIN	AN0 to AN7	-1	_	+1	μΑ	
Analog input voltage range	VAIN	AN0 to AN7	AVR-	_	AVR+	V	
Poforonco voltago rango	_	AVR+	AVR- + 2.7	_	AVcc	V	
Reference voltage fallge	_	AVR-	0	_	AVR+-2.7	V	
Power supply surrent	A	AVcc		5	_	mA	
	Ан	AVcc	_	_	5	μΑ	*1
Poforonoo voltogo ourront	IR	AVR+	200	400	600	μΑ	
Reference voltage current	IRH	AVR+	_	_	5	μΑ	*1
Offset between input channels	_	AN0 to AN7	_		4	LSB	

*1: When not operating A/D converter, this is the current ($V_{CC} = AV_{CC} = AV_{R+} = 5.0$ V) when the CPU is stopped.

6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)



7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 15 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).



• Error

The smaller the |AVR + -AVR - |, the greater the error would become relatively.

■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

ltem	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n : When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z : Transfers "0". X : Extends with a sign before transferring. – : Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
I S T N Z V	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction. - : No change. S : Set by execution of instruction. R : Reset by execution of instruction.
	Indicates whether the instruction is a read modify write instruction (a single instruction that
RMM	 Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

 Table 2
 Explanation of Symbols in Tables of Instructions

Code		Notation		Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3			Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +		 @RW0 + Register indirect with post-increment @RW1 + @RW2 + @RW3 + 		0
10 11 12 13 14 15 16 17	 @RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8 @RW7 + disp8 			Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16		 @RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16 		2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Table 3	Effective	Address	Fields
	LIICOUVC	Augu C33	i icius

Note : The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

		(a)	Number of register accesses
Code	Operand	Number of execution cycles for each type of addressing	for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D	@RW0 + RW7 @RW1 + RW7	4 4	2 2
1E 1F	@PC + disp16 addr16	2	0

Table 4 Number of Execution Cycles for Each Type of Addressing

Note : "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5	Compensation	Values for Numbe	r of Cycles	Used to Calculate	Number of Actual Cycle	S
---------	--------------	------------------	-------------	-------------------	------------------------	---

Operand	(b)	byte	(c) v	vord	(d) I	long
Operand	Cycles	Access	Cycles	Access	Cycles	Access
Internal register	+0	1	+0	1	+0	2
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4
External data bus (8 bits)	+1	1	+4	2	+8	4

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	—	+2
External data bus (16 bits)	—	+3
External data bus (8 bits)	+3	—

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

N	Inemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 2+ 2 2 3 1	3 4 2 3+ (a) 3 2 3 10 1	0 0 1 1 0 0 0 0 2 0	(b) (b) 0 (b) (b) (b) 0 (b) 0	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow (i(A)) byte (A) \leftarrow ((RLi)+disp8) byte (A) \leftarrow imm4	ZZZZZZZZZZZZZ	* * * * * *			- - - - - - - - -	* * * * * * * R	* * * * * * * * *			- - - - - - - -
MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RWi+disp8 A, @RLi+disp8	2 3 2 2 2 2 2 2 2 2 2 3	3 4 2 3+ (a) 3 2 3 5 10	0 0 1 0 0 0 0 1 2	(b) (b) 0 (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RWi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	*****	* * * * * * * *				* * * * * * * * *	* * * * * * * * *			- - - - -
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A ear, A io, A @RLi+disp8, A Ri, ear Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 dir, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8	2 3 1 2 + 2 3 2 + 2 3 2 + 2 3 3 3 + 2	3423+ (a)31034+ (a)45+ (a)25524+ (a)3	0 0 1 1 0 0 2 2 1 2 1 1 0 0 1 0 0	(b) (b) (b) (b) (b) (b) (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (io) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (ear) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (ear) \leftarrow imm8 byte (ear) \leftarrow imm8 byte (ear) \leftarrow imm8 byte (ear) \leftarrow imm8						* * * * * * * * * * * * *	* * * * * * * * * * * * *			
XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	$0 \\ 2 \times (b) \\ 0 \\ 2 \times (b)$	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z -	- - -	- - -	 	- - -			- - -	- - -	- - -

 Table 7
 Transfer Instructions (Byte) [41 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	۷	С	RMW
MOVW A, dir	2	3	0	(C)	word (A) \leftarrow (dir)	-	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	4	0	(c)	word (A) \leftarrow (addr16)	—	*	-	-	—	*	*	—	-	-
MOVW A, SP	1	1	0	0	word (A) \leftarrow (SP)	-	*	-	-	—	*	*	-	-	-
MOVW A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	-	*	-	-	—	*	*	-	-	-
MOVW A, ear	2	2	1	0	word (A) \leftarrow (ear)	-	*	-	-	-	*	*	-	-	-
MOVW A, eam	2+	3+ (a)	0	(C)	word (A) \leftarrow (eam)	-	*	-	-	-	*	*	-	-	-
MOVW A, io	2	3	0	(c)	word (A) \leftarrow (io)	-	*	-	-	-	*	*	-	-	-
MOVW A, @A	2	3	0	(C)	word (A) \leftarrow ((A))	-	-	-	-	—	*	*	-	-	-
MOVW A, #imm16	3	2	0	0	word (A) \leftarrow imm16	-	*	-	-	—	*	*	-	-	-
MOVW A, @RWI+disp8	2	5	1	(C)	word (A) \leftarrow ((RVVi) +disp8)	-	*	-	-	—	*	*	-	-	-
MOVW A, @RLI+disp8	3	10	2	(C)	word (A) \leftarrow ((RLI) +disp8)	-	*	-	-	-	*	*	-	-	_
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	—	—	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	-	—	-	—	—	*	*	—	—	-
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	-	—	—	—	—	*	*	—	—	-
MOVW RWi, A	1	2	1	0	word (RWi) \leftarrow (A)	-	—	—	—	—	*	*	—	—	-
MOVW ear, A	2	2	1	0	word (ear) \leftarrow (A)	-	—	-	—	—	*	*	—	—	-
MOVW eam, A	2+	3+ (a)	0	(c)	word (eam) \leftarrow (A)	-	—	-	—	—	*	*	—	—	-
MOVW io, A	2	3	0	(c)	word (io) \leftarrow (A)	-	—	-	—	—	*	*	—	—	-
MOVW @RWi+disp8, A	2	5	1	(c)	word ((RWi) +disp8) \leftarrow (A)	-	—	-	-	—	*	*	-	-	-
MOVW @RLi+disp8, A	3	10	2	(c)	word ((RLi) +disp8) \leftarrow (A)	-	—	-	-	—	*	*	-	-	-
MOVW RWi, ear	2	3	2	(0)	word (RWi) \leftarrow (ear)	-	—	-	—	—	*	*	-	-	-
MOVW RWi, eam	2+	4+ (a)	1	(c)	word (RWi) \leftarrow (eam)	-	—	-	-	—	*	*	-	-	-
MOVW ear, RWi	2	4	2	0	word (ear) \leftarrow (RWi)	-	—	-	-	-	*	*	-	-	-
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) \leftarrow (RWi)	-	—	-	—	—	*	*	-	—	-
MOVW RWi, #imm16	3	2	1	0	word (RWi) \leftarrow imm16	-	—	-	—	—	*	*	-	-	-
MOVW io, #imm16	4	5	0	(c)	word (io) \leftarrow imm16	-	—	-	-	-	-	_	-	-	-
MOVW ear, #imm16	4	2	1	0	word (ear) $\leftarrow \text{imm16}$	-	—	-	-	-	*	*	-	-	-
MOVW eam, #imm16	4+	4+ (a)	0	(C)	word (eam) \leftarrow imm16	-	-	-	-	-	-	-	-	-	-
	2	з	0	(c)	word $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	_	_	_
	2	Ŭ	Ŭ	(0)											
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	—	—	—	—	—	—	_	—	—	-
XCHW A, eam	2+	5+ (a)	0	2×(c)	word (A) \leftrightarrow (eam)	-	—	_	—	—	—	—	—	—	-
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	-	—	_	—	—	—	—	—	—	-
XCHW RWi, eam	2+	9+ (a)	2	2× (c)	word (RWi) \leftrightarrow (eam)	-	—	-	-	—	—	—	-	—	-
MOVL A, ear	2	4	2	0	long (A) \leftarrow (ear)	_	-	_	_	_	*	*	_	_	_
MOVL A, eam	2+	5+ (a)	0	(d)	long (A) \leftarrow (eam)	-	-	—	-	-	*	*	—	-	—
MOVL A, #imm32	5	3	0	0	long (A) \leftarrow imm32	-	-	-	-	-	*	*	-	-	-
MOVL ear, A	2	4	2	0	long (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) \leftarrow (Å)	_	-	—	_	-	*	*	—	-	-

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
	A,#imm8	2	2	0	0 (b)	byte (A) \leftarrow (A) +imm8	Z	-	_	-	-	*	* *	*	*	-
	A, dir A par	2	2	1	(0)	byte (A) \leftarrow (A) +(dir)	2 7			_	_	*	*	*	*	
	A, ean	2 2+	3 4+ (a)	0	(h)	byte (A) \leftarrow (A) +(ear)	7	_			_	*	*	*	*	_
ADD	ear. A	2	$\frac{1}{3}$	2	0	byte (ear) \leftarrow (ear) + (A)	-	_	_	_	_	*	*	*	*	_
ADD	eam. A	2+	5+ (a)	ō	2× (b)	byte (eam) \leftarrow (eam) + (A)	Ζ	_	_	_	_	*	*	*	*	*
ADDC	A	1	2	0	0	byte (A) \leftarrow (AH) + (AL) + (C)	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) + (ear) + (C)$	Ζ	_	—	_	—	*	*	*	*	_
ADDC	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam) + (C)$	Ζ	-	—	-	—	*	*	*	*	—
ADDDC	А	1	3	0	0	byte (A) \leftarrow (AH) + (AL) + (C) (decimal)	Ζ	-	—	-	-	*	*	*	*	-
SUB	A, #imm8	2	2	0	0	byte (A) \leftarrow (A) –imm8	Ζ	-	-	-	-	*	*	*	*	-
SUB	A, dir	2	5	0	(b)	byte (A) \leftarrow (A) – (dir)	Z	-	-	-	-	*	*	*	*	-
SUB	A, ear	2	3	1		byte (A) \leftarrow (A) – (ear)	Z	-	-	-	-	*	*	*	*	-
SUB	A, eam	2+	4+ (a)	0	(d)	byte (A) \leftarrow (A) – (eam)	Ζ	-	-	-	-	*	*	*	*	-
SUD		2	3 5 (()		0 2 × (b)	byte (ear) \leftarrow (ear) $-$ (A)	-	_	_	_	-	*	*	*	*	*
SUBC	eam, A Δ	2+	$\frac{3}{2}$	0	2× (b)	byte (earri) \leftarrow (earri) – (A)	7	_			_	*	*	*	*	_
SUBC	A ear	2	3	1	0	byte (A) \leftarrow (A) – (AL) – (C)	7	_	_	_	_	*	*	*	*	_
SUBC	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) – (eam) – (C)	Z	_	_	_	_	*	*	*	*	_
SUBDC	A	1	3	Ő	0	byte (A) \leftarrow (AH) – (AL) – (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
ADDW	А	1	2	0	0	word (A) \leftarrow (AH) + (AL)	-	_	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	_	—	—	-	-	*	*	*	*	-
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	_	-	—	-	-	*	*	*	*	-
ADDW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) +imm16	-	-	-	-	-	*	*	*	*	-
ADDW	ear, A	2	_ 3	2	0	word (ear) \leftarrow (ear) + (A)	-	-	-	-	-	*	*	*	*	-
ADDW	eam, A	2+	5+ (a)	0	2×(c)	word (eam) \leftarrow (eam) + (A)	-	-	-	-	-	*	*	*	*	*
	A, ear	2	3	1	(\mathbf{a})	word (A) \leftarrow (A) + (ear) + (C)	-	-	-	-	-	*	*	*	*	-
	A, eam	2+ 1	4+ (a)	0	(C)	word (A) \leftarrow (A) + (earright) + (C)	-	-	-	-	-	*	*	*	*	-
SUBW	A A ear	2	23	1	0	word $(A) \leftarrow (A I) - (AL)$ word $(A) \leftarrow (A) - (A)$	_	_			_	*	*	*	*	
SUBW	A eam	2+	4+(a)	0	(c)	word $(A) \leftarrow (A) - (ear)$	_	_	_	_	_	*	*	*	*	_
SUBW	A. #imm16	3	2	ŏ	0	word (A) \leftarrow (A) $-imm16$	_	_	_	_	_	*	*	*	*	_
SUBW	ear, A	2	3	2	Ō	word (ear) \leftarrow (ear) – (A)	_	_	_	_	_	*	*	*	*	_
SUBW	eam, A	2+	5+ (a)	0	2×(c)	word (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBCW	A, ear	2	3 ์	1	0 ´	word $(A) \leftarrow (A) - (ear) - (C)$	-	—	—	-	-	*	*	*	*	_
SUBCW	A, eam	2+	4+ (a)	0	(C)	word (A) \leftarrow (A) – (eam) – (C)	-	-	-	—	-	*	*	*	*	—
ADDL	A, ear	2	6	2	0	long (A) \leftarrow (A) + (ear)	_	-	_	-	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) + (eam)	-	-	-	-	-	*	*	*	*	-
ADDL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) +imm32	-	-	-	-	-	*	*	*	*	-
SUBL	A, ear	2	6	2	0	long (A) \leftarrow (A) – (ear)	-	-	-	-	-	*	*	*	*	-
SUBL	A, eam	2+	/+ (a)	0	(d)	long (A) \leftarrow (A) $-$ (eam)	-	-	-	-	-	*	*	*	*	-
SORL	A, #IMM32	5	4	U	U	$(A) \leftarrow (A) - IMM32$	-	-	-	-	-					-

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	-					*	* *	*	-	*
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_	-		_	_	*	*	*	_	_ *
INCW INCW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	-				-	*	* *	*	-	*
DECW DECW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) –1 word (eam) \leftarrow (eam) –1	-			_	-	*	* *	*	-	*
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) \leftarrow (ear) +1 long (eam) \leftarrow (eam) +1	_	-		_	_ _	*	*	*	_	*
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_			_	-	*	* *	*	_	*

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11	Compare Instructions	(Byte/Word/Long	Word) [11	Instructions]
----------	----------------------	-----------------	-----------	---------------

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	Z	۷	С	RMW
CMP	А	1	1	0	0	byte (AH) – (AL)	-	_	-	-	-	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) \leftarrow (ear)	—	_	_	—	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) \leftarrow (eam)	—	_	_	—	_	*	*	*	*	_
CMP	A, #imm8	2	2	0	0	byte $(A) \leftarrow imm8$	-	-	—	-	—	*	*	*	*	-
CMPW	А	1	1	0	0	word (AH) – (AL)	_	_		-	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	-	—	_	-	—	*	*	*	*	—
CMPW	A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	-	—	_	-	—	*	*	*	*	—
CMPW	A, #imm16	3	2	0	0	word (A) \leftarrow imm16	-	-	-	-	—	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) \leftarrow (ear)	_	_		-	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	-	—	—	-	—	*	*	*	*	—
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	-	-	-	-	—	*	*	*	*	-

Mnen	nonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
DIVU	А	1	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH)	_	_	_	_	_	_	_	*	*	-
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	_	_	-	-	-	-	*	*	_
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	_	_	-	-	-	-	*	*	_
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	-	-	-	-	-	-	-	*	*	-
DIVUW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	_	-	_	-	-	-	-	*	*	-
MULU	А	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	-	-	—	-	-	-	-	-	_	-
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	-	-	-	-	-	-	-	-	-
MULUW	А	1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	—	—	—	—	-	—	—	—	_	-
MULUW	A, ear	2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	-	-	—	-	-	-	—	-	-	-
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	-	-	-	-	-	-	-	-	-

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and 2 \times (b) normally.

*7: (c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Mnen	nonic	#	~	RG	В	Operation	LH	АН	I	S	т	Ν	z	۷	С	RMW
DIV	А	2	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL)	Z	Ι	-	-	Ι	-	Ι	*	*	-
DIV	A, ear	2	*2	1	0	Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A)	Z	-	_	_	_	_	_	*	*	_
DIV	A, eam	2 +	*3	0	*6	Remainder \rightarrow byte (ear) word (A)/byte (eam) Quotient \rightarrow byte (A)	Z	-	_	_	_	_	_	*	*	-
DIVW	A, ear	2	*4	1	0	Remainder \rightarrow byte (eam) long (A)/word (ear) Quotient \rightarrow word (A)	_	_	_	_	_	_	_	*	*	_
DIVW	A, eam	2+	*5	0	*7	Remainder \rightarrow word (ear) long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	_	_	-	_	_	_	_	*	*	_
			*0	~	•											
MULU	A	2	^8 *0	0	0	byte (AH) [^] byte (AL) \rightarrow word (A)	-	-	-	-	-	-	-	-	-	-
	A, ear	2	9 *10		(b)	byte (A) byte (ear) \rightarrow word (A)		_	_	_	_	_	_			_
MULUW		2	*11	0	(0)	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_		_	_	_	_	_
MULUW	A. ear	2	*12	1	õ	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	Ō	(c)	word (A) *word (eam) \rightarrow long (A)	-	—	_	_	-	—	-	-	-	—

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.

*2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.

*3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.

*4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.

*5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

- When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
- For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)		 		 	 	* * * *	* * * *	R R R R R R		*
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		 		- - - -	 	* * * *	* * * *	R R R R R	- - - -	 *
XOR XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		 		- - - -	 	* * * *	* * * *	R R R R R	- - - -	 *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) ← not (A) byte (ear) ← not (ear) byte (eam) ← not (eam)		- - -		_ _ _	- - -	* *	* *	R R R	- - -	
ANDW ANDW ANDW ANDW ANDW ANDW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2+ 2+ 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)						* * * * * *	* * * * *	R R R R R R		*
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2+ 2+ 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -	- - - -		- - - -	- - - -	* * * * *	* * * * *	R R R R R R R	- - - -	*
XORW XORW XORW XORW XORW XORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (ear) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	- - -	- - - -		- - - -	- - - -	* * * * *	* * * * *	R R R R R R R	- - - -	*
NOTW NOTW NOTW	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)		_ _ _		_ _ _	_ _ _	* *	* * *	R R R	- - -	

Table 14	Logical 1	Instructions	(Byte/Word)	[39	Instructions]
----------	-----------	--------------	-------------	-----	---------------

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	Т	Ν	z	v	С	RMW
ANDL ANDL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	-	-			_	*	*	R R	-	-
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_ _	_	_	_ _	* *	*	R R	_ _	_ _
XORL XORL	A, ea A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)	-	-		-	-	*	* *	R R		_ _

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	AH	Ι	S	Т	N	z	v	С	RMW
NEG	А	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	Ι	-	-	Ι	*	*	*	*	-
NEG	ear	2	3	2	0	byte (ear) \leftarrow 0 – (ear)	-	_	_	-	_	*	*	*	*	_
NEG	eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow 0 – (eam)	-	-	-	-	-	*	*	*	*	*
NEGW	А	1	2	0	0	word (A) \leftarrow 0 – (A)	-	-	Ι	-	Ι	*	*	*	*	-
NEGW	ear	2	3	2	0	word (ear) \leftarrow 0 – (ear)	-	_	-	-	-	*	*	*	*	_
NEGW	eam	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow 0 – (eam)	-	-	—	-	-	*	*	*	*	*

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	S	Т	N	Z	۷	С	RMW
NRML A, R0	2	*1	1	0	long (A) \leftarrow Shift until first digit is "1" byte (R0) \leftarrow Current shift count	-	Ι	-	-	Ι	Ι	*	_	-	-

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
RORC A	2	2	0	0	byte (A) \leftarrow Right rotation with carry	Ι	-	-	-	Ι	*	*	-	*	_
ROLC A	2	2	0	0	byte (A) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	-
RORC ear	2	3	2	0	byte (ear) \leftarrow Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Right rotation with carry	_	_	_	_	_	*	*	_	*	*
ROLC ear	2	3	2	0 Í	byte (ear) \leftarrow Left rotation with carry	_	_	_	—	_	*	*	—	*	_
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	*
ASR A, R0	2	*1	1	0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) \leftarrow Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSL A, RO	2	*1	1	0	byte (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASRW A	1	2	0	0	word (A) \leftarrow Arithmetic right shift (A, 1 bit)	-	_	-	-	*	*	*	-	*	_
LSRW A/SHRW A	1	2	0	0	word (A) \leftarrow Logical right shift (A, 1 bit)	—	-	-	—	*	R	*	—	*	-
LSLW A/SHLWA	1	2	0	0	word (A) \leftarrow Logical left shift (A, 1 bit)	—	-	-	-	-	*	*	-	*	-
ASRW A, R0	2	*1	1	0	word (A) \leftarrow Arithmetic right barrel shift (A,	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	R0)	_	_	_	—	*	*	*	—	*	_
LSLW A, R0	2	*1	1	0	word (A) \leftarrow Logical right barrel shift (A, R0)	—	_	-	-	_	*	*	-	*	-
					word (A) \leftarrow Logical left barrel shift (A, R0)										
ASRL A, R0	2	*2	1	0	long (A) \leftarrow Arithmetic right shift (A, R0)	-	_	_	_	*	*	*	_	*	-
LSRL A, R0	2	*2	1	0	long (A) \leftarrow Logical right barrel shift (A, R0)	—	-	-	-	*	*	*	-	*	-
LSLL A, R0	2	*2	1	0	long (A) \leftarrow Logical left barrel shift (A, R0)	-	—	-	-	-	*	*	-	*	—

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
BZ/BEQ rel	2	*1	0	0	Branch when $(Z) = 1$	_	_	-	-	-	_	_	_	-	_
BNZ/BNE rel	2	*1	0	0	Branch when $(Z) = 0$	_	—	_	_	—	_	_	_	_	_
BC/BLO rel	2	*1	0	0	Branch when $(C) = 1$	_	—	_	_	—	—	_	_	_	_
BNC/BHS rel	2	*1	0	0	Branch when $(C) = 0$	_	—	_	_	—	—	_	_	_	_
BN rel	2	*1	0	0	Branch when $(N) = 1$	—	—	—	—	—	—	_	—	—	—
BP rel	2	*1	0	0	Branch when $(N) = 0$	—	—	—	—	—	—	_	—	—	—
BV rel	2	*1	0	0	Branch when $(V) = 1$	_	—	—	—	—	—	_	_	—	-
BNV rel	2	*1	0	0	Branch when $(V) = 0$	—	—	—	—	—	—	_	—	—	—
BT rel	2	*1	0	0	Branch when $(T) = 1$	—	—	—	—	—	—	—	_	—	—
BNT rel	2	*1	0	0	Branch when $(T) = 0$	—	—	—	—	—	—	_	—	—	—
BLT rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	—	—	_	—	—	_	_	—	—
BGE rel	2	*1	0	0	Branch when $(V) \text{ xor } (N) = 0$	—	—	—	—	—	—	—	-	—	—
BLE rel	2	*1	0	0	Branch when $((V) \text{ xor } (N))$ or $(Z) = 1$	_	—	—	_	—	—	_	_	—	—
BGT rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 0$	—	—	—	—	—	—	—	-	—	—
BLS rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	—	—	—	—	—	—	_	—	—	-
BHI rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	—	—	—	—	—	—	—	-	—	—
BRA rel	2	*1	0	0	Branch unconditionally	—	-	-	-	-	-	-	—	-	-
JMP @A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP addr16	3	3	Õ	Õ	word (PC) \leftarrow addr16	_	_	_	_	_	_	_	_	_	_
JMP @ear	2	3	1	Ō	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
JMP @eam	2+	4+ (a)	0	(c)	word (PC) \leftarrow (eam)	_	_	_	_	_	_	_	_	_	_
JMPP @ear *3	2	5	2	Ó	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	_	_	_	_	_	_	_
JMPP @eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
JMPP addr24	4	4	0	ò	word (PC) \leftarrow ad24 0 to 15.	_	_	_	_	_	_	_	_	_	_
					(PCB) ← ad24 16 to 23										
CALL @ear *4	2	6	1	(C)	word (PC) \leftarrow (ear)	_	—	-	—	-	-	-	_	—	-
CALL @eam *4	2+	7+ (a)	0	2× (c)	word (PC) \leftarrow (eam)	—	—	—	—	—	—	—	—	—	-
CALL addr16 *5	3	6	0	(c)	word (PC) \leftarrow addr16	—	—	—	—	—	—	—	-	—	-
CALLV #vct4 *5	1	7	0	2× (c)	Vector call instruction	—	—	—	—	—	—	—	-	—	—
CALLP @ear *6	2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	-	-	-	-	-	-	-	-	—	-
	2.	11. (a)	0	*2	$(PCB) \leftarrow (ear) 16 \text{ to } 23$										
CALLP @eam *6	2+	11+ (a)	U		WOID (PC) \leftarrow (earl) 0 to 15, (PCB) \leftarrow (earl) 16 to 23	-	-	_	-	_	_	_	-	_	-
CALLP addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15, (PCB) \leftarrow addr16 to 23	_	_	_	_	_	_	_	_	_	-

Table 19	Branch 1	Instructions	[31	Instructions1
			L~ ·	in our a our of io

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
CBNE A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	-	_	*	*	*	*	_
CWBNE A, #imm16, rel	4	*1	0	0	Branch when word (A) \neq imm16	-	-	-	-	-	*	*	*	*	-
CBNE ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	_	—	—	_	—	*	*	*	*	_
CWBNE ear, #imm16, rel	5	*4	1) Ó	Branch when word (ear) \neq imm16	_	_	_	_	_	*	*	*	*	_
CWBNE eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) \neq imm16	-	-	-	-	-	*	*	*	*	-
DBNZ ear, rel	3	*5	2	0	Branch when byte (ear) = $(ear) = 1$ and $(ear) \neq 0$	-	_	-	-	_	*	*	*	_	-
DBNZ eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	-	_	-	-	_	*	*	*	_	*
DWBNZ ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	_	-	_	_	*	*	*	_	-
DWBNZ eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	-	_	-	-	_	*	*	*	-	*
INT #vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT addr16	3	16	0	6× (c)	Software interrupt	—	—	R	S	—	—	_	_	_	_
INTP addr24	4	17	0	6× (c)	Software interrupt	—	—	R	S	—	—	_	_	—	—
INT9	1	20	0	8× (c)	Software interrupt	—	—	R	S	—	—	_	_	—	—
RETI	1	15	0	*7	Return from interrupt	-	-	*	*	*	*	*	*	*	-
LINK #local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	-	-	_	_	_	_	_	-	-	-
UNLINK	1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	-	_	_	_	_	_	_	_	-
RET * ⁸ RETP * ⁹	1 1	4 6	0 0	(c) (d)	Return from subroutine Return from subroutine	-	-	-	-	-	-	-	-	-	_ _

Table 20 Branch 2 Instructions [19 Instructions]

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Set to 3 \times (b) + 2 \times (c) when an interrupt request occurs, and 6 \times (c) for return.

*8: Retrieve (word) from stack

*9: Retrieve (long word) from stack

*10: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rlst	1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (A) word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (AH) word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (PS) (SP) \leftarrow (SP) -2n, ((SP)) \leftarrow (rlst)		- - -			_ _ _		- - -		- - -	- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 4 *2	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word } (\text{A}) \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word } (\text{AH}) \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word } (\text{PS}) \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ (\text{rlst}) \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2n \end{array}$		*	*	*	_ * _	*	*	*	*	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	-
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0 0	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	-		* *	*	*	* *	*	* *	*	
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0 0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	-		-	_	_	-		-		-
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam		 *			- - -					- - - -
ADDSP #imm8 ADDSP #imm16	2 3	3 3	0 0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	_	-		_	_					_
MOV A, brgl MOV brg2, A	2 2	*1 1	0 0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z _	*		_	_	*	*	-		
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1	1 1 1 1 1	0 0 0 0 0	0 0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank					- - - -					- - - - -

Table 21 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

*1: PCB, ADB, SSB, USB, and SPB : 1 state

DTB, DPR

: 2 states

*2: 7 + 3 × (pop count) + 2 × (last register number to be popped), 7 when rlst = 0 (no transfer register)

*3: 29 + (push count) – $3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *				* *	* * *			
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$						* *	* * *			* *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1										* * *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$										* * *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 0$ Branch when (addr16:bp) $b = 0$ Branch when (io:bp) $b = 0$							* * *			
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 1$ Branch when (addr16:bp) $b = 1$ Branch when (io:bp) $b = 1$							* * *			
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	-	_	_	_	-	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	_	_	_	_	_	-	_	_	_

Table 22	Bit Manipulation	Instructions [2	21 Instructions]
----------	------------------	-----------------	------------------

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	Т	Ν	z	۷	С	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	Ι	Ι	Ι	Ι	Ι	-	Ι	Ι	Ι	-
SWAPW	1	2	0	0	word $(AH) \leftrightarrow (AL)$	—	*	_	—	—	—	—	_	—	-
EXT	1	1	0	0	byte sign extension	Х	_	_	—	—	*	*	_	—	_
EXTW	1	2	0	0	word sign extension	—	Х	_	—	—	*	*	_	—	-
ZEXT	1	1	0	0	byte zero extension	Ζ	—	—	—	—	R	*	—	—	—
ZEXTW	1	1	0	0	word zero extension	—	Ζ	-	—	—	R	*	—	—	-

Mnemonic	#	~	RG	в	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer $@AH+ \leftarrow @AL+$, counter = RW0	-	١	Ι	I	Ι	Ι	١	-	I	-
MOVSD	2	*2	*5	*3	Byte transfer @AH– \leftarrow @AL–, counter = RW0	-	-	-	_	-	-	-	-	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling $@AH+ \leftarrow AL$, counter = RW0	1	_	-	_	-	*	*	Ι	-	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer $@AH+ \leftarrow @AL+$, counter = RW0	١	Ι	Ι	Ι	Ι	Ι	Ι	١	١	-
MOVSWD	2	*2	*8	*6	Word transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	_	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	-	-	_	-	-	*	*	-	-	-

Table 24 String Instructions [10 Instructions]

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs

*2: 5 when RW0 is 0, 4 + 8 \times (RW0) in any other case

*3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

*4: (b) × n

*5: 2 × (RW0)

*6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.

*7: (c) × n

*8: 2 × (RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90549PF MB90591PF MB90F594APF MB90591PF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V590ACR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

PACKAGE DIMENSION





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9909 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.