

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7MZ273FK


Low-Voltage Octal D-Type Flip-Flop with Clear with 5-V Tolerant Inputs and Outputs

The TC7MZ273FK is a high-performance CMOS octal D-type flip-flop. Designed for use in 3.3-V systems, it achieves high-speed operation while maintaining CMOS low power dissipation.

The device is designed for low-voltage (3.3-V) applications, but can also be used to interface both inputs and outputs with a 5-V supply environment.

D-input signal is sent to Q-output when clock rises. Clear input is Low-active and all flip-flop outputs are reset Low.

All inputs are equipped with protection circuits to guard against static discharge.



Weight: 0.03 g (typ.)

Features

- Low voltage operation: $VCC = 2.0 \text{ V} \sim 3.6 \text{ V}$
- High-speed operation: $t_{pd} = 8.5 \text{ ns (max) (VCC} = 3.0 \text{ V} \sim 3.6 \text{ V})$
- Output current: $|I_{OH}|/I_{OL} = 24 \text{ mA (min) (V}_{CC} = 3.0 \text{ V)}$
- Latch-up performance: ±500 mA
- Package: VSSOP (US20)
- Power-down protection is provided for all inputs and outputs.
- Pin and function compatible with the 74 Series (74AC/VHC/HC/F/ALS/LS etc.) 273 type.

000630EBA

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

[•] TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.


[•] The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

[•] The information contained herein is subject to change without notice.

Pin Assignment (top view)



IEC Logic Symbol




Truth Table

	Inputs		Outputs	Function
CLR	D	CK	Q	Tunction
L	Х	Х	L	Clear
Н	L		L	_
Н	Н		Н	_
Н	Х	\neg	Qn	No change

X: Don't care

System Diagram





Maximum Ratings

Characteristics	Symbol	Rating	Unit	
Supply voltage range	V _{CC}	-0.5~7.0	V	
DC input voltage	V _{IN}	-0.5~7.0	V	
DC output voltage	V	-0.5~7.0 (Note1)	V	
DC output voltage	Vout	-0.5~V _{CC} + 0.5 (Note2)	V	
Input diode current	I _{IK}	-50	mA	
Output diode current	lok	±50 (Note3)	mA	
DC output current	lout	±50	mA	
Power dissipation	PD	180	mW	
DC V _{CC} /ground current	I _{CC} /I _{GND}	±100	mA	
Storage temperature	T _{stg}	-65~150	°C	

Note1: Output in off-state

Note2: High or low state. IOUT absolute maximum rating must be observed.

Note3: $V_{OUT} < GND, V_{OUT} > V_{CC}$

Recommended Operating Conditions

Characteristics	Symbol	Rating	Unit	
Supply voltage	V	2.0~3.6	V	
Supply voltage	V _{CC}	-1.5~3.6 (Note4)	V	
Input voltage	V _{IN}	0~5.5	V	
Output voltage	V _{OUT}	0~5.5 (Note5)	V	
Output voltage		0~V _{CC} (Note6)	V	
Output current	I _{OH} /I _{OI}	±24 (Note7)	mA	
Output current	'OH/'OL	±12 (Note8)	IIIA	
Operating temperature	T _{opr}	-40~85	°C	
Input rise and fall time	dt/dv	0~10 (Note9)	ns/V	

Note4: Data retention only

Note5: Output in off state

Note6: High or low state

Note7: V_{CC} = 3.0~3.6 V

Note8: $V_{CC} = 2.7 \sim 3.0 \text{ V}$

Note9: $V_{IN} = 0.8 \sim 2.0 \text{ V}, V_{CC} = 3.0 \text{ V}$



Electrical Characteristics

DC Characteristics ($Ta = -40 \sim 85$ °C)

Charac	teristics	Symbol	Test Condition		V _{CC} (V)	Min	Max	Unit
land the sales are	High level	V _{IH}		_		2.0	_	V
Input voltage	Low level	V _{IL}		_	2.7~3.6	_	0.8	V
			I _{OH} = -100 μA	2.7~3.6	V _{CC} - 0.2	_		
	High level	V _{OH}	$V_{IN} = V_{IH}$ or V_{IL}	I _{OH} = -12 mA	2.7	2.2	_	V
				I _{OH} = -18 mA	3.0	2.4	_	
Output voltage Low level				I _{OH} = -24 mA	3.0	2.2	_	
		V	V _{IN} = V _{IH} or V _{II}	I _{OL} = 100 μA	2.7~3.6		0.2	
	Low lovel			I _{OL} = 12 mA	2.7		0.4	
	V _{OL}	VIN — VIH OI VIL	I _{OL} = 16 mA	3.0	_	0.4		
			I _{OL} = 24 mA	3.0	_	0.55		
Input leakage cur	Input leakage current I _{IN} V _{IN} = 0~5.5 V		2.7~3.6	_	±5.0	μА		
Power off leakage	e current	l _{OFF}	$V_{IN}/V_{OUT} = 5.5 \text{ V}$		0	_	10.0	μΑ
Quiescent supply current	laa	$V_{IN} = V_{CC}$ or GND $V_{IN} = 3.6 \sim 5.5 \text{ V}$		2.7~3.6	_	10.0	μΑ	
	I _{CC}			2.7~3.6	_	±10.0		
Increase in I _{CC} p	er input	Δlcc	V _{IN} = V _{CC} - 0.6 V		2.7~3.6	_	500	

AC Characteristics ($Ta = -40 \sim 85$ °C)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Min	Max	Unit
			2.7	_	_	
Maximum clock frequency	f _{MAX}	Figure 1, Figure 2	3.3 ± 0.3	150	_	MHz
Propagation delay time (CK O)	t _{PLH}	E: 4 E: 0	2.7	_	9.5	- ns
Propagation delay time (CK-Q)	t _{PHL}	Figure 1, Figure 2	3.3 ± 0.3	1.5	8.5	
Propagation delay time (CLR -Q)	tpHL	Figure 1, Figure 3	2.7	_	9.5	ne
Propagation delay time (CEN -Q)	4PHL	rigure 1, rigure 3	3.3 ± 0.3	1.5	8.5	ns
Minimum pulse width (CK)	t _{w (H)}	Figure 1, Figure 2	2.7	3.3	_	ns
Williman paise wath (CK)	t _{w (L)}	rigure 1, rigure 2	3.3 ± 0.3	3.3	_	115
Minimum bus width (CLR)	t a>	Figure 3	2.7	3.3	_	- ns
Willimidit bus width (CER)	t _{w (L)}	i igure 3	3.3 ± 0.3	3.3	_	
Minimum set-up time	+	Figure 1, Figure 2	2.7	2.5	_	- ns
williman set-up time	t _s	rigure 1, rigure 2	3.3 ± 0.3	2.5	_	
Minimum hold time	4.	Figure 1, Figure 2	2.7	1.5	_	ns
William and time	t _h	rigure 1, rigure 2	3.3 ± 0.3	1.5	_	115
Minimum	inimum removal time t _{rem} Figure 4	Figure 4	2.7	2.5	_	ns
Willimum removal time		3.3 ± 0.3	2.0	_	115	
Output to output skew	t _{osLH}	(Note10)	2.7	_	_	nc
	t _{osHL}	(Note to)	3.3 ± 0.3		1.0	ns

Note10: This parameter is guaranteed by design. $(t_{OSLH} = |t_{pLHm} - t_{pLHn}|, \, t_{OSHL} = |t_{pHLm} - t_{pHLn}|)$



Dynamic Switching Characteristics

(Ta = 25°C, Input: $t_r = t_f = 2.5 \text{ ns}, C_L = 50 \text{ pF}, R_L = 500 \Omega$)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Тур.	Unit
Quiet output maximum dynamic V _{OL}	V _{OLP}	$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	3.3	8.0	V
Quiet output minimum dynamic V _{OL}	V _{OLV}	$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	3.3	8.0	V

Capacitive Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Тур.	Unit
Input capacitance	C _{IN}	_	3.3	7	pF
Output capacitance	C _{OUT}	_	0	8	pF
Power dissipation capacitance	C _{PD}	f _{IN} = 10 MHz (Note1) 3.3	25	pF

Note11: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 (per bit)$

AC Test Circuit




Figure 1

AC Waveform




Figure 2 tpLH, tpHL, tw, ts, th





Figure 3 t_{pLH}, t_{pHL}

Figure 4 t_{rem}

Package Dimensions



Weight: 0.03 g (typ.)