

SIEMENS

TV-Stereo Processor


TDA 6812-2M

Preliminary Data

Bipolar IC

Features

- High quality stereo signal processing
- High S/N ratio
- I²C Bus controlled
- Clipping detector and clock generator
- NICAM or AM sound inputs
- Volume control
- Universal audio interface for DOLBY, EQUALIZER, SURROUND SOUND features
- Multiplex of 3-SCART connections
- Independent headphones



Type	Ordering Code	Package
TDA 6812-2M	Q67000-A5218	P-MQFP-44-2

TDA 6812-2 is a complete system for stereo TV-sound, controlled by an I²C Bus. The device is made up of three functional blocks.

1. **Stereo Processing with High Quality** (better than DIN 45500; suitable for NICAM and CD)
 - a) Matrix for G-standard with I²C-controlled crosstalk compensation; selectable gain 0/6 dB
 - b) Three stereo AF-inputs
 - c) Random switching of all inputs to all outputs
 - d) Stereo SCART-interface
 - e) Stereo loudspeaker signal section with volume precontrol, treble/bass control, enlargement of quasi-stereo/stereo sound base, separate L/R-volume control (V_{max} 10 dB), equalizer interface in front of tone control
 - f) Stereo headphones signal section with Ch1/Ch2 and volume control
2. **TV-Identification-Signal Decoder**
 - a) Active pilot-tone filter
 - b) Phase-independent rectifier with very narrow bandwidth for identification-signal decoding
 - c) Digital integrator for noise rejection
 - d) Multiplexer for cyclic scanning for stereo or dual-sound identification
 - e) Externally synchronized PLL for reference-signal generation: synchronization with line sync pulse or 62.5-kHz clock, integrated crystal oscillator and 4-MHz crystal, or with external 4-MHz timing signal

3. Control


- a) I²C Bus interface with listen/talk function
- b) Control of entire audio processing
- c) Reading of clipping detector
- d) Control of identification-signal decoder
- e) Reading of identification-signal decoder
- f) Test modes

Pin Functions

Pin No.	Function
1	N.C.
2	AF-output, equalizer, right channel
3	AF-output, equalizer, left channel
4	Cut-off frequency treble, left channel
5	Cut-off frequency treble, right channel
6	AF-output, headphones, right channel
7	AF-output, headphones, left channel
8	+ V_S (supply voltage)
9	I ² C Bus SCL
10	I ² C Bus SDA
11	Input line sync pulse (4 x H-pulse), crystal oscillator
12	N.C.
13	Identification-signal decoder, filter
14	Identification-signal decoder, filter
15	Identification-signal decoder, PLL-filter
16	Ground
17	AF-input mono or left, sound 1 (adjustable)
18	Bias AF-operating point
19	AF-input, right, sound 2
20	N.C.
21	54-kHz input
22	N.C.
23	54-kHz filter
24	SCART-input 1, left channel

Pin Functions (cont'd)

Pin No.	Function
25	SCART-input 1, right channel
26	SCART-input 2, left channel
27	SCART-input 2, right channel
28	SCART-input 3, left channel
29	SCART-input 3, right channel
30	AF-output SCART (mono, sound 1, left channel)
31	AF-output SCART (mono, sound 2, right channel)
32	Output port 1 (open collector)
33	N.C.
34	N.C.
35	Output port 2 (open collector)
36	Phase shifter quasi-stereo
37	Phase shifter quasi-stereo
38	Cut-off frequency bass (sound base), left channel
39	Cut-off frequency bass (sound base), right channel
40	AF-output, loudspeaker, right channel
41	AF-output, loudspeaker, left channel
42	AF-input, volume control, right channel
43	AF-input, volume control, left channel
44	N.C.



UEB06932

Block Diagram

Circuit Description

Signal Section

The dematrixing and switching of multichannel TV-sound signals are performed in the matrix and switch section by the dual-carrier method. Crosstalk compensation is on the sound 1 input. The compensation stage has a range of ± 3 dB with a smallest increment of 0.2 dB, and gain can also be switched between 0 and 6 dB. In addition to the two inputs for the demodulated sound carriers, there are three dual-channel SCART-inputs. The two matrix AF-inputs can be bypassed internally so that decoded stereo signals of other systems (NICAM) can also be processed. The switch section terminates in the SCART-output and signal paths for the loudspeaker and headphones outputs. AF-inputs can be randomly switched to AF-outputs (8-6 matrix).

In the loudspeaker signal path there is an initial volume control with a range of 0/– 15 dB and an increment of 1.25 dB. In conjunction with the main volume control that follows the tone control, very high overdriving immunity is ensured. In front of tone control there is an AF input/output interface in an equalizer or a DOLBY surround system. The switchable quasi-stereo section that follows produces a stereo listening effect for mono signals through a 180 °C phase shift at mid-range frequencies (approx. 1 kHz) in one channel. The following bass control has an increment of 3 dB in its setting range of + 15/– 12 dB. The cut-off frequency for each channel is set by an external capacitor. The circuit for enlarging the stereo sound base can be cut in for stereo signals to make the aural impression even more stereo-like by frequency-dependent antiphase crosstalk of 55 %. This works with the same cut-off frequency as the bass control, but the function is largely independent. The treble control, whose cut-off frequency is also set by an external capacitor, likewise has an increment of 3 dB in a setting range of ± 12 dB. The main value control with maximum gain of 10 dB, which can be adjusted separately for L and R, terminates the loudspeaker signal path. 57 steps with an increment of 1.25 dB mean a setting range of 71.25 dB. Functions like balance or loudness are implemented by software setting of the appropriate tone and volume controls. In the tone-control section there is a clipping detector that can be read on the I²C Bus and enables automatic volume correction by the controller. After each reading the clipping bit is reset, which enables a renewed check for clipping with each I²C Bus read operation.

The headphones signal path includes a volume control with joint L/R-setting. 32 increments of 2 dB produce a range of 62 dB (31 x 2 dB = 62 dB).

Identification-Signal Decoder

The input of the identification-signal decoder consists of an operational amplifier for selectivity of the pilot tone and its sidebands with an external LC-circuit. The signal is fed to a phase-independent active bandpass filter of very narrow bandwidth (externally adjustable) that detects the presence of the lower sideband of the pilot carrier modulated with the identification signal. The center frequency of the filter is switched back and forth between dual and stereo by a multiplexer (software-controlled timing). The multiplexer halts when a sideband is detected. This first "detected" criterion is freed from noise by a digital integrator followed by a comparator and can then be read on the I²C Bus (talker) as stereo or dual mode. The μ C controls the signal paths. All necessary timing signals are derived from a fast settling PLL synchronized by a reference frequency. This reference must be sufficiently identical to the horizontal frequency, **but no phase locking is necessary**. This means that it is possible to use the crystal-controlled frequency of 62.5 kHz that is often found in PLL-tuning

systems. As further alternatives there is an integrated crystal oscillator that requires a 4-MHz crystal, or it is possible to use a clock frequency of 1 or 4 MHz.

Control Section

All functions are controlled by an I²C Bus interface which can be both a listener and a talker. The currently valid data are stored in a latch block. The telegram structure is as follows:

start condition - chip address - any number of bytes - stop condition

The following conditions apply to the data bytes:

Before the actual data byte (with setting information) a subaddress byte **must always be** transmitted, which the I²C Bus still interprets as a data byte.

Example: Headphones (HP) volume is to be increased in several steps.

Right	Wrong
Start condition	Start condition
Chip address 84 (Hex)	Chip address 84 (Hex)
Subaddress volume HP 03 (Hex)	Subaddress volume HP 03 (Hex)
Volume Step 8 08 (Hex)	Volume Step 8 08 (Hex)
Subaddress volume HP 03 (Hex)	Volume step 9 09 (Hex)
Volume step 9 09 (Hex)	Volume Step 10 0A (Hex)
Subaddress volume HP 03 (Hex)	Stop condition
Volume Step 10 0A (Hex)	
Stop condition	

Different subaddresses can be used within a telegram, i.e. without a new start condition. But the change between listener and talker must always be made by stop condition - start condition - chip address. A start condition and a chip address (talk) must always be transmitted before reading. This loads the data that are to be read out on the I²C Bus interface for transfer to the μ C.

Chip Address

MSB	•	•	•	•	•	•	LSB
1	0	0	0	0	1	0	R/W

R/W = 0 → Read (Listen)

R/W = 1 → Write (Talk)

c) Headphones Volume

	MSB	•	•	•	•	•	•	LSB
Maximum volume	T2	T1	T0	1	1	1	1	1
Max. – 1	T2	T1	T0	1	1	1	1	0
Max. – 15	T2	T1	T0	1	0	0	0	0
Max. – 31	T2	T1	T0	0	0	0	0	X
Power ON	0	0	0	0	0	0	0	1

T0, T1 and T2 are test bits and must be set to 0 for normal operation.

d) Crosstalk Compensation Matrix (sound 1)

	MSB	•	•	•	•	•	•	LSB
Maximum gain	X	X	X	1	1	1	1	1
Max. – 1	X	X	X	1	1	1	1	0
Gain 0 dB	X	X	X	1	0	0	0	0
Minimum gain	X	X	X	0	0	0	0	1
Minimum gain	X	X	X	0	0	0	0	X
Power ON	X	X	X	0	0	0	0	1

e) Treble / Bass

	MSB	•	•	•	•	•	•	LSB
Linear	1	0	0	0	1	0	0	0
Max. treble, lin. bass	1	1	0	0	1	0	0	0
Max. treble, lin. bass	1	1	X	X	1	0	0	0
Min. treble, lin. bass	0	1	0	0	1	0	0	0
Min. treble, lin. bass	0	0	X	X	1	0	0	0
Lin. treble, max. bass	1	0	0	0	1	1	0	1
Lin. treble, max. bass	1	0	0	0	1	1	X	1
Lin. treble, max. bass	1	0	0	0	1	1	1	X
Lin. treble, min. bass	1	0	0	0	0	1	0	0
Lin. treble, min. bass	1	0	0	0	0	0	X	X
Max. treble, max. bass	1	1	X	X	1	1	X	1
Min. treble, min. bass	0	0	X	X	0	0	X	X
Power ON	0	0	0	0	0	0	0	1
	MSB			LSB	MSB			LSB
	treble			treble	bass			bass

f) Switching Bytes I, II, III

Switching Byte I SCART-output
 Switching byte II Headphones output
 Switching byte III Loudspeaker output

MSB	•	•	•	•	•	•	LSB	
L3	L2	L1	L0	R3	R2	R1	R0	
0	0	0	0	0	0	0	1	Power ON

L0 thru L3 left output, R0 thru 3 right output.

L3	L2	L1	L0	Selected Input
0	0	0	0	MUTE
0	0	0	1	AF-input left, mono, sound 1
0	0	1	0	AF-input right, sound 2
0	0	1	1	AF-input left, dematrixed
0	1	0	0	SCART 1 left
0	1	0	1	SCART 1 right
0	1	1	0	SCART 2 left
0	1	1	1	SCART 2 right
1	0	0	0	SCART 3 left
1	0	0	1	SCART 3 right

Assignment R3 thru R0 is identical to L3 thru L0.

g) Switching Byte IV

MSB	•	•	•	•	•	•	LSB
MPX0	MPX1	QSt	BE	Mono	P1	P2	Matrix

MPX0	MPX1	MPX-Period		Recommended $C_{13,14}$	Perm. Xtal Tolerances
0	0	2 s	Power-ON	1 μ F	± 20 ppm
0	1	4 s		2.2 μ F	± 10 ppm
1	0	8 s		4.7 μ F	± 5 ppm

Settings specially recommended for crystal operation

0	0	2 s		470 nF	± 40 ppm
0	1	4 s		330 nF	± 70 ppm

MPX-period = 2 s means that identification-signal decoder searches 1 s for dual and 1 s for stereo. It is basically permissible, for the given $C_{13,14}$, to make the MPX period longer, but not shorter.

QSt	=	0	Quasi-stereo OFF; power ON
QSt	=	1	Quasi-stereo ON
BE	=	0	Stereo base enlargement OFF; power ON
BE	=	1	Stereo base enlargement ON
Mono	=	0	Identification-signal decoder set to mono and held; power ON
Mono	=	1	Normal operation of identification-signal decoder
P1	=	0	Port 1 (open collector) low (low-impedance); power ON
P1	=	1	Port 1 high (high impedance)
P2	=	0	Port 2 (open collector) low (low-impedance); power ON
P2	=	1	Port 2 high (high impedance)
Matrix	=	0	Gain matrix 0 dB
Matrix	=	1	Gain matrix 6 dB; power ON

h) Talk Mode

MSB	•	•	•	•	•	•	LSB
St	D	T3	T4	T5	CL	X	X
0	0	Decoder detects mono					
1	0	Decoder detects stereo					
0	1	Decoder detects dual					
1	1	Suppressed internally					

CL = 1 Loudspeaker signal path at clipping limit
(CL is automatically reset after each reading operation)

T3 thru T5 are test bits.

Absolute Maximum Ratings

$T_A = 0$ to 70 °C; all voltages relatives to V_{SS}

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	V_8	0	14	V	
Max. DC-voltage	V_4	0	V_8	V	
Max. DC-voltage	V_5	0	V_8	V	
Max. DC-voltage	V_9	0	V_8	V	
Max. DC-voltage	V_{10}	0	V_8	V	
Max. DC-voltage	V_{13}	0	V_8	V	
Max. DC-voltage	V_{14}	0	V_8	V	
Max. DC-voltage	V_{17}	0	V_8	V	
Max. DC-voltage	V_{18}	0	V_8	V	
Max. DC-voltage	V_{19}	0	V_8	V	
Max. DC-voltage	V_{21}	0	V_8	V	
Max. DC-voltage	V_{24}	0	V_8	V	
Max. DC-voltage	V_{25}	0	V_8	V	
Max. DC-voltage	V_{26}	0	V_8	V	
Max. DC-voltage	V_{27}	0	V_8	V	
Max. DC-voltage	V_{28}	0	V_8	V	
Max. DC-voltage	V_{29}	0	V_8	V	
Max. DC-voltage	V_{32}	0	V_8	V	
Max. DC-voltage	V_{35}	0	V_8	V	
Max. DC-voltage	V_{36}	0	V_8	V	
Max. DC-voltage	V_{37}	0	V_8	V	
Max. DC-voltage	V_{38}	0	V_8	V	
Max. DC-voltage	V_{39}	0	V_8	V	
Max. DC-voltage	V_{42}	0	V_8	V	
Max. DC-voltage	V_{43}	0	V_8	V	
Max. DC-current	I_2	0	2	mA	
Max. DC-current	I_3	0	2	mA	
Max. DC-current	I_6	0	2	mA	
Max. DC-current	I_7	0	2	mA	
Max. DC-current	I_{11}	0	2	mA	
Max. DC-current	I_{15}	0	1	mA	
Max. DC-current	I_{23}	0	2	mA	
Max. DC-current	I_{30}	0	2	mA	
Max. DC-current	I_{31}	0	2	mA	
Max. DC-current	I_{40}	0	2	mA	
Max. DC-current	I_{41}	0	2	mA	

Absolute Maximum Ratings (cont'd)

$T_A = 0$ to 70 °C; all voltages relatives to V_{SS}

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
ESD-voltage	V_{ESD}	- 2	2	kV	HBM ($R = 1.5$ k Ω , $C = 100$ pF)
ESD-voltage	$V_{ESD24-31}$	- 6	6	kV	HBM ($R = 1.5$ k Ω , $C = 100$ pF)
Junction temperature	T_j		150	°C	
Storage temperature	T_{stg}	- 40	125	°C	
Thermal resistance system ambient	$R_{th SA}$		55	K/W	

Operating Range

Supply voltage	V_8	10	13.2	V	
Ambient temperature	T_A	0	70	°C	
Input frequency range	f_1	0.01	20	kHz	

Characteristics

$V_S = 12\text{ V}$; $T_A = 25\text{ °C}$; AF-reference level 0 dB = 100 mVrms unless otherwise defined; in accordance with test circuit 1.

I²C Bus preset:

Start - 84 - 01,3F - 02,3F - 00,00-03,1F - 04,88 - 05,10 - 06,12-07,12-08,12-09,00-Stop

Chip address - *Vol_{LSI} 63 - Vol_{LSr} 63 - Vol_{Pre} 0 - Vol_{HP} 31 - Tone lin - Gain 0 dB - Switch byte I, II, III, IV*

The basic setting for each item in the specifications is always preset; the test conditions only state settings that differ. Details in *italics* are for explanation of the hex codes, for switching bits only set bits or functions are given.

Parameter	Symbol	Limit Values			Unit	Test Condition all datas page 13 to 20 are applied to test circuit 1	Test Circuit
		min.	typ.	max.			
Current consumption	I_8		58	85	mA		

Signal Section

Max. gain	V_{41-17}	8	10	12	dB		
Max. gain	V_{40-19}	8	10	12	dB		
Max. gain	V_{3-17}	-2	0	2	dB		
Max. gain	V_{2-19}	-2	0	2	dB		
Max. gain	V_{7-17}	-2	0	2	dB		
Max. gain	V_{6-19}	-2	0	2	dB		
Gain	V_{30-17}	-2	0	2	dB		
Gain	V_{31-19}	-2	0	2	dB		
Max. gain	V_{41-19}	8	10	12	dB	08,32; <i>Stereo</i> ; $V_{17} = 0$	
Max. gain	V_{40-19}	8	10	12	dB	08,32; <i>Stereo</i> ; $V_{17} = 0$	
Max. gain	V_{3-19}	-2	0	2	dB	08,32; <i>Stereo</i> ; $V_{17} = 0$	
Max. gain	V_{2-19}	-2	0	2	dB	08,32; <i>Stereo</i> ; $V_{17} = 0$	
Max. gain	V_{7-19}	-2	0	2	dB	07,32; <i>Stereo</i> ; $V_{17} = 0$	
Max. gain	V_{6-19}	-2	0	2	dB	07,32; <i>Stereo</i> ; $V_{17} = 0$	
Max. gain	V_{41-17}	14	16	18	dB	08,32; <i>Stereo</i> ; $V_{19} = 0$	
Max. gain	V_{3-17}	4	6	8	dB	08,32; <i>Stereo</i> ; $V_{19} = 0$	
Max. gain	V_{7-17}	4	6	8	dB	07,32; <i>Stereo</i> ; $V_{19} = 0$	
Gain	V_{30-19}	-2	0	2	dB	06,32; <i>Stereo</i> ; $V_{17} = 0$	
Gain	V_{30-17}	4	6	8	dB	06,32; <i>Stereo</i> ; $V_{19} = 0$	
Max. gain	V_{41-17}	14	16	18	dB	09,01; 6 dB	
Max. gain	V_{40-19}	14	16	18	dB	09,01; 6 dB	
Max. gain	V_{3-17}	4	6	8	dB	09,01; 6 dB	
Max. gain	V_{2-19}	4	6	8	dB	09,01; 6 dB	
Max. gain	V_{7-17}	4	6	8	dB	09,01; 6 dB	
Max. gain	V_{6-19}	4	6	8	dB	09,01; 6 dB	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Gain	V_{30-17}	4	6	8	dB	09,01; 6 dB	
Gain	V_{31-19}	4	6	8	dB	09,01; 6 dB	
Max. gain	V_{41-19}	14	16	18	dB	08,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Max. gain	V_{40-19}	14	16	18	dB	08,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Max. gain	V_{3-19}	4	6	8	dB	08,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Max. gain	V_{2-19}	4	6	8	dB	08,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Max. gain	V_{7-19}	4	6	8	dB	07,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Max. gain	V_{6-19}	4	6	8	dB	07,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Max. gain	V_{41-17}	20	22	24	dB	08,32-09,01; $V_{19} = 0$ Stereo; 6 dB	
Max. gain	V_{3-17}	10	12	14	dB	08,32-09,01; $V_{19} = 0$ Stereo; 6 dB	
Max. gain	V_{7-17}	10	12	14	dB	07,32-09,01; $V_{19} = 0$ Stereo; 6 dB	
Gain	V_{30-19}	4	6	8	dB	06,32-09,01; $V_{17} = 0$ Stereo; 6 dB	
Gain	V_{30-17}	10	12	14	dB	06,32-09,01; $V_{19} = 0$ Stereo; 6 dB	
Max. gain	V_{41-24}	+ 8	10	12	dB	08,45; SCART	
Max. gain	V_{40-25}	+ 8	10	12	dB	08,45; SCART	
Max. gain	V_{3-24}	- 2	0	2	dB	08,45; SCART	
Max. gain	V_{2-25}	- 2	0	2	dB	08,45; SCART	
Max. gain	V_{7-24}	- 2	0	2	dB	07,45; SCART	
Max. gain	V_{6-25}	- 2	0	2	dB	07,45; SCART	
Gain	V_{31-24}	- 2	0	2	dB	06,45; SCART	
Gain	V_{31-25}	- 2	0	2	dB	06,45; SCART	

Same values apply for pins 26 thru 29

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Min. gain main control	V_{41-17}		- 60	- 55	dB	01,08-02,08 $Vol_{LSI} 8-Vol_{LSr} 8$	
Min. gain main control	V_{40-19}		- 60	- 55	dB	01,08-02,08 $Vol_{LSI} 8-Vol_{LSr} 8$	
Min. gain precontrol	V_{41-17}	- 7	- 5	- 3	dB	00,18 $Vol_{Pre} 24$	
Min. gain precontrol	V_{40-19}	- 7	- 5	- 3	dB	00,18 $Vol_{Pre} 24$	
Same values apply for pins 24 thru 29							
Min. gain	V_{7-17}		- 62	- 57	dB	03,01; $Vol_{HP} 1$	
Min. gain	V_{6-19}		- 62	- 57	dB	03,01; $Vol_{HP} 1$	
Same values apply for pins 24 thru 29							
Tracking error	ΔV_{40-41}			± 2	dB	01,3F-01,24 02,3F-02,24 $Vol_{LSI} 63-36-Vol_{LSr} 63-36$	
Tracking error	ΔV_{6-7}			± 2	dB	03,1F-03,13 $Vol_{HP} 31-19$	
Increment Vol_{41}	ΔV_{41}	0	1.25	2.5	dB	01,X-01, (X \pm 1) $Vol_{LSI} X-Vol_{LSI} (X \pm 1)$	
Increment Vol_{40}	ΔV_{40}	0	1.25	2.5	dB	02,X-02, (X \pm 1) $Vol_{LSr} X-Vol_{LSr} (X \pm 1)$	
Increment Vol_{41}	ΔV_{41}	0	1.25	2.5	dB	00,X-00, (X \pm 1) $Vol_{Pre} X-Vol_{Pre} (X \pm 1)$	
Increment Vol_{40}	ΔV_{40}	0	1.25	2.5	dB	00,X-00, (X \pm 1) $Vol_{Pre} X-Vol_{Pre} (X \pm 1)$	
Increment Vol_6	ΔV_6	0	2	4	dB	03,X-03, (X \pm 1) $Vol_{HP} X-Vol_{HP} (X \pm 1)$	
Increment Vol_7	ΔV_7	0	2	4	dB	03,X-03, (X \pm 1) $Vol_{HP} X-Vol_{HP} (X \pm 1)$	
Matrix adjustment	V_{41-17}	2.5	3	3.5	dB	05,1F; <i>Gain max</i>	
Matrix adjustment	V_{7-17}	2.5	3	3.5	dB	05,1F; <i>Gain max</i>	
Matrix adjustment	V_{30-17}	2.5	3	3.5	dB	05,1F; <i>Gain max</i>	
Matrix adjustment	V_{41-17}	- 3.5	- 3	- 2.5	dB	05,01; <i>Gain min</i>	
Matrix adjustment	V_{7-17}	- 3.5	- 3	- 2.5	dB	05,01; <i>Gain min</i>	
Matrix adjustment	V_{30-17}	- 3.5	- 3	- 2.5	dB	05,01; <i>Gain min</i>	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Adj. increment	ΔV_{41}	0.1	0.2	0.3	dB	05,X-05, (X ± 1) <i>Gain X-Gain (X ± 1)</i>	
Adj. increment	ΔV_7	0.1	0.2	0.3	dB	05,X-05, (X ± 1) <i>Gain X-Gain (X ± 1)</i>	
Adj. increment	ΔV_{30}	0.1	0.2	0.3	dB	05,X-05, (X ± 1) <i>Gain X-Gain (X ± 1)</i>	
Bass boost	V_{7-17}	13	15		dB	04,8F; $f_1 = 40$ Hz <i>Bass max, Treble lin</i>	
Bass boost	V_{40-19}	13	15		dB	04,8F; $f_1 = 40$ Hz <i>Bass max, Treble lin</i>	
Bass cutoff	V_{7-17}		- 12		dB	04,80; $f_1 = 40$ Hz <i>Bass min, Treble lin</i>	
Bass cutoff	V_{40-19}		- 12		dB	04,80; $f_1 = 40$ Hz <i>Bass min, Treble lin</i>	
Increment bass	ΔV_{40}	1	3	5	dB	04,8X-04.8 (X ± 1) <i>Bass X-Bass (X ± 1)</i>	
Increment bass	ΔV_{41}	1	3	5	dB	04,8X-04.8 (X ± 1) <i>Bass X-Bass (X ± 1)</i>	
Treble boost	V_{41-17}	10	12		dB	04,8F; $f_1 = 15$ kHz <i>Treble max, Bass lin</i>	
Treble boost	V_{40-19}	10	12		dB	04,8F; $f_1 = 15$ kHz <i>Treble max, Bass lin</i>	
Treble cut-off	V_{41-17}		- 12		dB	04,8F; $f_1 = 15$ kHz <i>Treble min, Bass lin</i>	
Treble cut-off	V_{40-19}		- 12		dB	04,8F; $f_1 = 15$ kHz <i>Treble min, Bass lin</i>	
Increment treble	ΔV_{40}	1	3	5	dB	04,8X-04, (X ± 1) 8 <i>Treble X-Treble (X ± 1)</i>	
Increment treble	ΔV_{41}	1	3	5	dB	04,8X-04, (X ± 1) 8 <i>Treble X-Treble (X ± 1)</i>	
Sound linearity	ΔV_{40}			± 2	dB	04,88; $f_1 = 40$ Hz – 15 kHz <i>Treble, Bass lin</i>	
Sound linearity	ΔV_{41}			± 2	dB	04,88; $f_1 = 40$ Hz – 15 kHz <i>Treble, Bass lin</i>	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Response threshold of clipping detector	V_{17}		580		mVrms	04,8F; $f_1 = 40$ Hz <i>Treble lin, Bass max</i> 01,2F-02,2F $Vol_{LSI} 47$ - $Vol_{LSr} 47$	
Same values apply for pins 19 and 24 thru 29							
Channel separation	ΔV_{40-41}	50			dB	V_{19} or $V_{17} = 200$ mVrms	
Channel separation	ΔV_{6-7}	50			dB	V_{19} or $V_{17} = 200$ mVrms	
Channel separation	ΔV_{30-31}	50			dB	V_{19} or $V_{17} = 200$ mVrms	
Crosstalk attenuation	$\alpha_{IN/OW}$	60			dB	$V_{IW} = 0$; $V_{IN17,19} = 600$ mVrms; $V_{IN24-29} = 2$ Vrms	
Muting attenuation	α_{17-41}	80			dB	08,0X; $V_{17} = 600$ mVrms <i>MUTE L</i>	
Muting attenuation	α_{19-40}	80			dB	08,X0; $V_{19} = 600$ mVrms <i>MUTE R</i>	
Muting attenuation	α_{17-3}	80			dB	08,0X; $V_{17} = 600$ mVrms <i>MUTE L</i>	
Muting attenuation	α_{19-2}	80			dB	08,X0; $V_{19} = 600$ mVrms <i>MUTE R</i>	
Muting attenuation	α_{17-7}	80			dB	07,0X; $V_{17} = 600$ mVrms <i>MUTE L</i>	
Muting attenuation	α_{19-6}	80			dB	07,X0; $V_{19} = 600$ mVrms <i>MUTE R</i>	
Muting attenuation	α_{19-31}	80			dB	06,X0; $V_{19} = 600$ mVrms <i>MUTE R</i>	
Muting attenuation	α_{17-30}	80			dB	06,0X; $V_{17} = 600$ mVrms <i>MUTE L</i>	
Same values apply for pins 24 thru 29; $V_{24-29} = 2$ Vrms							
Max. input voltage	V_{19}^*	600			mVrms	$V_{40} \leq 1\%$	
Max. input voltage	V_{17}	600			mVrms	$V_{41} \leq 1\%$	
Max. input voltage	V_{17}	300			mVrms	$V_{41} \leq 1\%$; <i>stereo</i>	
Max. input voltage	V_{19}^*	300			mVrms	$V_{40} \leq 1\%$; 09,01; 6 dB	
Max. input voltage	V_{17}	300			mVrms	$V_{41} \leq 1\%$; 09,01; 6 dB	
Max. input voltage	V_{17}	150			mVrms	$V_{41} \leq 1\%$; 09,01; 6 dB; <i>stereo</i>	

* V_{IN} in mono mode without SC2 $V_{19} = 2$ Vrms resp. 1 Vrms

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Max. input voltage	V_{42}	2.4			Vrms	$V_{40} \leq 1\%$; 01,37; 02,37	
Max. input voltage	V_{43}	2.4			Vrms	$V_{41} \leq 1\%$; $Vol_{SPL} SS$; $Vol_{SPR} SS$	
Max. input voltage	$V_{24}^{1)}$	2			Vrms	$V_{41} \leq 3\%$	
Max. input voltage	$V_{25}^{1)}$	2			Vrms	$V_{40} \leq 3\%$	

¹⁾ Full tone control possible when 00,18; $Vol_{Pre} 24$

Same values apply for pins 26 thru 29

Distortion factor	THD_6		0.01	0.1	%	$V_{19} = 250$ mVrms	
Distortion factor	THD_7		0.01	0.1	%	$V_{17} = 250$ mVrms	
Distortion factor	THD_6		0.01	0.1	%	$V_{19} = 250$ mVrms; 03,15 $Vol_{HP} 21$	
Distortion factor	THD_7		0.01	0.1	%	$V_{19} = 250$ mVrms; 03,15 $Vol_{HP} 21$	

Same values apply for pins 24 thru 29; $V_{24-29} = 600$ mVrms

Distortion factor	THD_{41}		0.01	0.1	%	$V_{17} = 100$ mVrms	
Distortion factor	THD_{40}		0.01	0.1	%	$V_{19} = 100$ mVrms	
Distortion factor	THD_{41}		0.01	0.2	%	$V_{17} = 0.1$ Vrms 01,2F-02,2F $Vol_{LSI} 47$ - $Vol_{LSr} 47$	
Distortion factor	THD_{40}		0.01	0.2	%	$V_{19} = 0.1$ Vrms 01,2F-02,2F $Vol_{LSI} 47$ - $Vol_{LSr} 47$	
Distortion factor	THD_{41}		0.10	0.4	%	$V_{17} = 80$ mVrms; 04,XX Tone random	
Distortion factor	THD_{40}		0.10	0.4	%	$V_{19} = 80$ mVrms; 04,XX Tone random	

Same values apply for pins 24 thru 29; $V_{24-29} = 600$ mVrms

Distortion factor	THD_{31}		0.01	0.1	%	$V_{19} = 250$ mVrms	
Distortion factor	THD_{30}		0.01	0.1	%	$V_{17} = 250$ mVrms	

Same values apply for pins 24 thru 29; $V_{24-29} = 600$ mVrms

Antiphase crosstalk sound base	ΔV_{41-40}	0.5	0.55			$V_{19} = 600$ mVrms; $f_1 = 2$ kHz; 09,10 Base	
Antiphase crosstalk sound base	ΔV_{40-41}	0.5	0.55			$V_{17} = 600$ mVrms; $f_1 = 2$ kHz; 09,10 Base	
Sound base phase	Φ_{40-41}	150	180	210	deg	$V_{17} = 600$ mVrms; 09,10 Base; $f = 2$ kHz	
Sound base phase	Φ_{41-40}	150	180	210	deg	$V_{19} = 600$ mVrms; 09,10 Base; $f = 2$ kHz	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Phase rotation quasi stereo	Φ_{41-40}	0	10	40	deg	$V_{19,17} = 600$ mVrms; 09,20; QSt ; $f = 40$ Hz	
	Φ_{41-40}	130	180	230	deg	$V_{19,17} = 600$ mVrms; 09,20; QSt ; $f = 700$ Hz	
	Φ_{41-40}	- 30	10	0	deg	$V_{19,17} = 600$ mVrms; 09,20; QSt ; $f = 15$ kHz	
Unweighted SNR	$\alpha_{S/N41}$		85	94	dB	V_{Nrms} 20 Hz-20 kHz ; $V_{17} = 0.6$ Vrms	
Unweighted SNR	$\alpha_{S/N40}$		85	94	dB	V_{Nrms} 20 Hz-20 kHz ; $V_{19} = 0.6$ Vrms	
Unweighted SNR	$\alpha_{S/N41}$	60	70		dB	V_{Nrms} 20 Hz-20 kHz ; $V_{17} = 0.6$ Vrms 01,27-02,27 Vol_{LSI} 39- Vol_{LSr} 39	
Unweighted SNR	$\alpha_{S/N40}$	60	70		dB	V_{Nrms} 20 Hz-20 kHz ; $V_{19} = 0.6$ Vrms 01,27-02,27 Vol_{LSI} 39- Vol_{LSr} 39	
Noise voltage	V_{N41}		36	100	μ Vrms	V_{Nrms} 20 Hz-20 kHz ; 01,00-02,00 Vol_{LSI} 0- Vol_{LSr} 0	
Noise voltage	V_{N40}		36	100	μ Vrms	V_{Nrms} 20 Hz-20 kHz ; 01,00-02,00 Vol_{LSI} 0- Vol_{LSr} 0	
Unweighted SNR	$\alpha_{S/N7}$		85	94	dB	V_{Nrms} 20 Hz-20 kHz ; $V_{17} = 0.6$ Vrms	
Unweighted SNR	$\alpha_{S/N6}$		85	94	dB	V_{Nrms} 20 Hz-20 kHz ; $V_{19} = 0.6$ Vrms	
Unweighted SNR	$\alpha_{S/N7}$	65	70		dB	V_{Nrms} 20 Hz-20 kHz ; $V_{17} = 0.6$ Vrms 03,10; Vol_{HP} 16	
Unweighted SNR	$\alpha_{S/N6}$	65	70		dB	V_{Nrms} 20 Hz-20 kHz ; $V_{19} = 0.6$ Vrms 03,10; Vol_{HP} 16	
Noise voltage	V_{N7}		12	33	μ Vrms	V_{Nrms} 20 Hz-20 kHz ; 03,00; Vol_{HP} 0	
Noise voltage	V_{N6}		12	33	μ Vrms	V_{Nrms} 20 Hz-20 kHz ; 03,00; Vol_{HP} 0	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Unweighted SNR	$\alpha_{S/N30}$		90	97	dB	V_{Nrms} 20 Hz-20 kHz ; $V_{17} = 0.6 V_{rms}$	
Unweighted SNR	$\alpha_{S/N31}$		90	97	dB	V_{Nrms} 20 Hz-20 kHz ; $V_{19} = 0.6 V_{rms}$	
Power supply ripple rejection (PSRR)	α_{PSRR30}		70		dB	01,55-02,55	1
	α_{PSRR31}		70		dB	Vol_{LSI} 55, Vol_{LSr} 55	
	α_{PSRR40}		70		dB	$V_{ripple} = 1 V_{rms}$	
	α_{PSRR41}		70		dB	$f_{ripple} = 50 \text{ Hz} - 20 \text{ kHz}$	
	α_{PSRR6}		70		dB	R_{gen} (Pin 17,19) = 220 Ω	
	α_{PSRR7}		70		dB	Unweighted 20 Hz - 20 kHz	
DC pop Δ 1 bit	ΔV_{41}			± 12	mV	01,X-01, X ± 1 Vol_{LSI} X- Vol_{LSI} (X ± 1)	1
DC pop Δ 1 bit	ΔV_{40}			± 12	mV	02,X-02, X ± 1 Vol_{LSr} X- Vol_{LSr} (X ± 1)	
DC pop Δ 1 bit	ΔV_{41}			± 12	mV	00,X-04, X ± 1 Vol_{Pre} X- Vol_{Pre} (X ± 1)	
DC pop Δ 1 bit	ΔV_{40}			± 12	mV	00,X-04, X ± 1 Vol_{Pre} X- Vol_{Pre} (X ± 1)	
DC pop Δ 1 bit	ΔV_{41}			± 60	mV	04,X-05, X ± 1 Tone X-Tone (X ± 1)	
DC pop Δ 1 bit	ΔV_{40}			± 60	mV	04,X-05, X ± 1 Tone X-Tone (X ± 1)	
DC pop Δ 1 bit	ΔV_6			± 12	mV	03,X-03, X ± 1 Vol_{HP} X- Vol_{HP} (X ± 1)	
DC pop Δ 1 bit	ΔV_7			± 12	mV	03,X-03, X ± 1 Vol_{HP} X- Vol_{HP} (X ± 1)	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Design-Related Data							
Input resistance	R_{17}	22			$k\Omega$		
Input resistance	R_{19}	22			$k\Omega$		
Input resistance	R_{24}	40			$k\Omega$		
Input resistance	R_{25}	40			$k\Omega$		
Input resistance	R_{26}	40			$k\Omega$		
Input resistance	R_{27}	40			$k\Omega$		
Input resistance	R_{28}	40			$k\Omega$		
Input resistance	R_{29}	40			$k\Omega$		
Input resistance	R_{42}	30			$k\Omega$		
Input resistance	R_{43}	30			$k\Omega$		
Output resistance	R_2			70	Ω		
Output resistance	R_3			70	Ω		
Output resistance	R_6			70	Ω		
Output resistance	R_7			70	Ω		
Output resistance	R_{30}			70	Ω		
Output resistance	R_{31}			70	Ω		
Output resistance	R_{40}			70	Ω		
Output resistance	R_{41}			70	Ω		

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			

Identification-Signal Decoder

Gain filter op-amp	V_{23}	13	14	15	dB	$V_{IF} = 80 \text{ mVpp}$	1
Max. input voltage	V_{23}	600			mVpp	Function	2
VCO voltage PLL	V_{15}	1.3			V	$f_{11} = 14.6 \text{ kHz};$ $V_{11} = 2.5 \text{ V}$	2
VCO voltage PLL	V_{15}	2	3	4	V	$f_{11} = 15.625 \text{ kHz};$ $V_{11} = 2.5 \text{ V}$	2
VCO voltage PLL	V_{15}			4.7	V	$f_{11} = 16.6 \text{ kHz};$ $V_{11} = 2.5 \text{ V}$	2
VCO voltage PLL	V_{15}	1.3			V	$f_{11} = 58.4 \text{ kHz};$ $V_1 = 2.5 \text{ V}$	2
VCO voltage PLL	V_{15}			4.7	V	00,40, <i>Line sync</i> $f_{11} = 66.4 \text{ kHz};$ $V_{11} = 2.5 \text{ V}$	2
VCO voltage PLL	V_{15}	2	3	4	V	00,40, <i>Line sync</i> 00,40, <i>Line sync</i> ; <i>Xtal</i>	4

$$V_{ID \text{ filter}} = \frac{\sqrt{\langle V_{13} - V_{13}^* \rangle^2 + \langle V_{14} - V_{14}^* \rangle^2}}{V_{23}} \begin{matrix} V_{13} \text{ resp. } V_{14} \text{ when } V_{23} = 0 \\ V_{13}^* \text{ resp. } V_{14}^* \text{ when } V_{23} = 100 \text{ mVpp; } m = 50 \% \end{matrix}$$

Gain identification-signal filter	V_{ISF}	3.4		6.8	dB	$f_{23} = \text{pilot signal:}$ dual I ² C-talk: dual	2
Gain identification-signal filter	V_{ISF}	3.4		6.8	dB	$f_{23} = \text{pilot signal:}$ stereo; I ² C-talk: stereo	2

$$V_{13 \text{ test}} = V_{13} (V_{21} = 0) \pm \Delta V_{13}; V_{14 \text{ test}} = V_{14} (V_{23} = 0) \pm \Delta V_{14}$$

Detection threshold	ΔV_{13}	900			mV	I ² C-talk: stereo or dual	3
Detection threshold	$-\Delta V_{13}$	900			mV	I ² C-talk: stereo or dual	3
Detection threshold	ΔV_4	900			mV	I ² C-talk: stereo or dual	3
Detection threshold	$-\Delta V_{14}$	900			mV	I ² C-talk: stereo or dual	3

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			
Mono threshold	ΔV_{13}	0		100	mV	I ² C-talk: mono	3
Mono threshold	$-\Delta V_{13}$	0		100	mV	I ² C-talk: mono	3
Mono threshold	ΔV_{14}	0		100	mV	I ² C-talk: mono	3
Mono threshold	$-\Delta V_{14}$	0		100	mV	I ² C-talk: mono	3
Detection response	t_{det}	0.25		0.5	t_{MPX}	I ² C-talk: stereo or dual; $\pm \Delta V_{13} = 1 \text{ V}$	3
Detection response	t_{det}	0.25		0.5	t_{MPX}	I ² C-talk: stereo or dual; $\pm \Delta V_{14} = 1 \text{ V}$	3
Switching threshold f_{REF} -input	$V_{\text{H-IL}}$	0		1.5	V		2
Switching threshold f_{REF} -input	$V_{\text{H-IH}}$	3.5		V_8	V		2
Amplitude crystal oscillator	V_{11}^*		0.3		V _{pp}	$f_0 = 4.00000 \text{ MHz}$ Series resonance	4
External 1-MHz or 4-MHz clock	V_{11}		2		V _{pp}		3
Crystal current	I_{11}	0.29	0.35	0.42	mArms	$R_Q = 40 \Omega$	
Multiplexer clock	t_{MPX}		2.17		s	09,08, $\text{MPX} = 2 \text{ s}$	
Multiplexer clock	t_{MPX}		4.34		s	09,48, $\text{MPX} = 4 \text{ s}$	
Multiplexer clock	t_{MPX}		8.68		s	09,88, $\text{MPX} = 8 \text{ s}$	

Design-Related Data


Filter output resistance	$R_{13,14}$	110			k Ω		
f_{REF} input resistance	R_{11}	800			Ω		
Input impedance crystal oscillator	Z_{11}	- 600	- 500	- 400	Ω		
Crystal oscillator series resistance	R_{Q1}			100	Ω	$P_{\text{tot QU}} = 1 \mu\text{W};$ 4 MHz	
Crystal oscillator series resistance	R_{Q3}	300			Ω	$P_{\text{tot QU}} = 1 \mu\text{W};$ 12 MHz	
Spurious harmonic ratio		20			dB	$P_{\text{tot QU}} = 1 \mu\text{W};$ $f < 15 \text{ MHz}$	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test Circuit
		min.	typ.	max.			


I²C Bus (SCL, SDA)

Edges SCL, SDA							
Rise time	t_R			1	μs		
Fall time	t_F			300	ns		
Shift register clock							
SCL							
Frequency	f_{SCL}	0		100	kHz		
H-pulse width	t_H	4			μs		
L-pulse width	t_L	4			μs		
Start							
Setup time	t_{SUSTA}	4			μs		
Hold time	t_{HDSTA}	4			μs		
Stop							
Setup time	t_{SUSTO}	4			μs		
Bus free	t_{BUF}	4			μs		
Data change							
Setup time	t_{SUDAT}	1			μs		
Hold time	t_{HDDAT}	300			ns		
Input SCL, SDA							
Input voltage	V_{QH} V_{QL}	3		5.5 1.5	V V		
Input current	I_{QH} I_{QL}			50 100	μA μA		
Output SDA (open collector) Output voltage	V_{QH} V_{QL}	5.4		0.4	V V	$R_L = 2.5 \text{ k}\Omega$ $I_{\text{QL}} = 3 \text{ mA}$	
Output voltage port 1	$V_{32\text{H}}$ $V_{32\text{L}}$		V_S	0.4	V V	$R_L = 2.5 \text{ k}\Omega$; 09,04 $I_{\text{QL}} = 3 \text{ mA}$; 09,00	2 2
Output voltage port 1	$V_{35\text{H}}$ $V_{35\text{L}}$		V_S	0.4	V V	$R_L = 2.5 \text{ k}\Omega$; 09,02 $I_{\text{QL}} = 3 \text{ mA}$; 09,00	2 2




UES06933
 AF-generator resistance for $V_{17}, V_{19}, V_{24}, V_{25}, V_{26}, V_{27}, V_{28}, V_{29}, V_{31}, V_{35}, V_{36}, V_{37}, V_{38}, V_{39}, V_{40}, V_{41}, V_{42}$
 Terminating impedance at the AF-inputs for noise and cross-talk measurement = 1 kΩ

Test Circuit 1




Test Circuit 3




UES06936


Test Circuit 4



Application Circuit 2




UES06938



UES06939

Application Circuit 3 with Dolby-Surround-Option



I²C Bus Timing Diagram

- t_{SUSTA} Setup time (start)
- t_{HDSTA} Hold time (start)
- t_H H-pulse width (clock)
- t_L L-pulse width (clock)
- t_{SUDAT} Setup time (data change)
- t_{HDDAT} Hold time (data change)
- t_{SUSTO} Setup time (stop)
- t_{BUF} Bus free time
- t_F Fall time
- t_R Rise time

All times referred to V_{IH} and V_{IL} values.

