

### **General Description**

Maxim's redesigned DG444/DG445 analog switches now feature on-resistance matching (4 $\Omega$  max) between switches and guaranteed on-resistance flatness over the signal range ( $9\Omega$  max). These low on-resistance switches conduct equally well in either direction. They guarantee low charge injection (10pC max), low power consumption (35µW max), and an electrostatic discharge (ESD) tolerance of 2000V (min) per Method 3015.7. The new design offers lower off-leakage current over temperature (less than 5nA at +85°C).

The DG444/DG445 are quad, single-pole/single-throw (SPST) analog switches. The DG444 has four normally closed switches and the DG445 has four normally open switches. Switching times are less than 250ns for ton and less than 70ns for tOFF. Operation is from a single  $\pm 10V$  to  $\pm 30V$  supply, or bipolar  $\pm 4.5V$  to  $\pm 20V$  supplies. Maxim's improved DG444/DG445 continue to be fabricated with a 44V silicon-gate process.

### **Applications**

Sample-and-Hold Circuits Test Equipment Heads-Up Displays Guidance and Control Systems Military Radios

Communication Systems **Battery-Operated Systems** PBX, PABX Audio Signal Routing

Modems/Faxes

#### New Features

- Plug-In Upgrades for Industry-Standard DG444/DG445
- ♦ Improved Ron Match Between Channels (4Ω max)
- Guaranteed RFLAT(ON) Over Signal Range (9Ω max)
- ♦ Improved Charge Injection (10pC max)
- **♦ Improved Off-Leakage Current Over Temperature** (< 5nA at +85°C)
- ♦ Withstand ESD (2000V min) per Method 3015.7

### Existing Features


- ♦ Low RDS(ON) (85 $\Omega$  max)
- Single-Supply Operation +10V to +30V Bipolar-Supply Operation ±4.5V to ±20V
- ♦ Low Power Consumption (35µW max)
- ♦ Rail-to-Rail Signal Handling
- ◆ TTL/CMOS-Logic Compatible

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DG444CJ	0°C to +70°C	16 Plastic DIP
DG444CY	0°C to +70°C	16 Narrow SO
DG444C/D	0°C to +70°C	Dice*
DG444DJ	-40°C to +85°C	16 Plastic DIP
DG444DY	-40°C to +85°C	16 Narrow SO

Ordering Information continued at end of data sheet. \*Contact factory for dice specifications.

### Pin Configurations/Functional Diagrams/Truth Tables



Pin Configurations continued at end of data sheet.

AXM

#### **ABSOLUTE MAXIMUM RATINGS**

(Voltage Referenced to V-)	
V+	44V
GND	25V
VL(GND - 0.3V) to (	V + + 0.3V
Digital Inputs V <sub>S</sub> , V <sub>D</sub> (Note 1)(V 2V) to (V+ + 2V	/) or 30mA
(whichever c	ccurs first)
Continuous Current (any terminal)	
Peak Current, S or D (pulsed at 1ms, 10% duty cycle ma	ax) .100mA

Continuous Power Dissipation ( $T_A = +$	
6-Pin Narrow SO (derate 8.70mW/°C	C above +70°C)696mW
16-Pin PDIP (derate 10.53mW/°C ab	ove +70°C)842mW
16-Pin Thin QFN (derate 33.3mW/°C	above +70°C)2667mW
Operating Temperature Ranges	
DG444C/DG445C	0°C to +70°C
DG444D, E/DG445D, E	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS—Dual Supplies**

 $(V+ = 15V, V- = -15V, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP (Note 2)	MAX	UNITS		
SWITCH									
Analog Signal Range	V <sub>ANALOG</sub>	(Note 3)		-15		+15	V		
Drain-Source	R <sub>DS(ON)</sub>	V+ = 13.5V, V- = -13.5V,	T <sub>A</sub> = +25°C		50	85	Ω		
On-Resistance	TIDS(ON)	$V_D = \pm 8.5 V$ , $I_S = -10 \text{mA}$	$T_A = T_{MIN}$ to $T_{MAX}$			100	22		
On-Resistance Match	$\Delta R_{DS(ON)}$	$V_D = \pm 10V$ ,	T <sub>A</sub> = +25°C			4			
Between Channels (Note 4)	AndS(ON)	$I_S = -10mA$	TA = TMIN to TMAX			5	Ω		
On Desistance Flatures (Nets 4)	DEL ATIONS	$V_D = \pm 5V$ ,	T <sub>A</sub> = +25°C			9	Ω		
On-Resistance Flatness (Note 4)	nflat(ON)	$I_S = -10mA$	TA = TMIN to TMAX			15			
Source Leakage Current	lovoss)	V+ = 16.5V, V- = -16.5V, $VD = \pm 15.5V.$	T <sub>A</sub> = +25°C	-0.50	+0.01	+0.50	nA		
(Note 5)	IS(OFF)	$V_{S} = \pm 15.5V$ , $V_{S} = \mp 15.5V$	TA = TMIN to TMAX	-5		+5	IIA		
Drain Off-Leakage Current	1	V+ = 16.5V, V- = -16.5V, $V_D = \pm 15.5V,$	T <sub>A</sub> = +25°C	-0.50	+0.01	+0.50	nA		
(Note 5)	ID(OFF)	$V_S = \pm 15.5V$ , $V_S = \pm 15.5V$	TA = TMIN to TMAX	-5		+5			
Drain On-Leakage Current	I <sub>D(ON)</sub>	V+ = 16.5V, V- = -16.5V, $VD = \pm 15.5V.$	T <sub>A</sub> = +25°C	-0.50	+0.08	+0.50	nA		
(Note 5)	or I <sub>S(ON)</sub>	$V_S = \pm 15.5V$ , $V_S = \pm 15.5V$	TA = TMIN to TMAX	-10		+10	I IIA		
INPUT	1						I.		
Input Current with Input Voltage High		$V_{IN} = 2.4V$ , all others = 0	.8V	-0.5	-0.00001	+0.5	μА		
Input Current with Input Voltage Low	I <sub>INL</sub>	$V_{IN} = 0.8V$ , all others = 2	.4V	-0.5	-0.00001	+0.5	μΑ		

# **ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)** (V+ = 15V, V- = -15V, V<sub>L</sub> = 5V, GND = 0, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP (Note 2)	MAX	UNITS	
SWITCH				'				
Power-Supply Range	V+, V-			±4.5		±20.0	V	
Positive Supply Current	l+	All channels on or off, V+ = 16.5V, V- = -16.5V, V <sub>IN</sub> = 0V	$T_A = +25$ °C	-1	-0.001	+1	μA	
Positive Supply Current	1+	or 5V	$T_A = T_{MIN}$ to $T_{MAX}$	-5		+5	μΑ	
Nagativa Cupply Current	I-	All channels on or off, V+ =	T <sub>A</sub> = +25°C	-1	-0.0001	+1		
Negative Supply Current	-	16.5V, V- = -16.5V, V <sub>IN</sub> = 0V or 5V	TA = TMIN to TMAX	-5		+5	μA	
Lagia Cuanh, Current	I.	All channels on or off, V+ =	T <sub>A</sub> = +25°C	-1	-0.001	+1		
Logic Supply Current	lL	16.5V, V- = -16.5V, V <sub>IN</sub> = 0V or 5V	$T_A = T_{MIN}$ to $T_{MAX}$	-5		+5	μΑ	
Craying Course	1	All channels on or off, V+ =	T <sub>A</sub> = +25°C	-1	-0.0001	+1	μA	
Ground Current	IGND	16.5V, V- = -16.5V, V <sub>IN</sub> = 0V or 5V	$T_A = T_{MIN}$ to $T_{MAX}$	-5		+5		
INPUT	1							
Turn-On Time	ton	$V_S = \pm 10V$ , Figure 2	T <sub>A</sub> = +25°C		150	250	ns	
T 0"T		DG444, V <sub>S</sub> = ±10V, Figure 2	T <sub>A</sub> = +25°C		90	120	ns	
Turn-Off Time	tOFF	DG445, $V_S = \pm 10V$ , Figure 2	T <sub>A</sub> = +25°C		110	170	ns	
Charge Injection (Note 3)	Q	$C_L = 1nF, V_{GEN} = 0,$ $R_{GEN} = 0\Omega, Figure 3$	T <sub>A</sub> = +25°C		5	10	рС	
Off-Isolation Rejection Ratio (Note 6)	OIRR	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$ , Figure 4	T <sub>A</sub> = +25°C		60		dB	
Crosstalk (Note 7)		$R_L$ -50 $\Omega$ , $C_L$ = 5pF, f = 1MHz, Figure 5	T <sub>A</sub> = +25°C		100		dB	
Source Off-Capacitance	Cs(OFF)	f = 1MHz, Figure 6	T <sub>A</sub> = +25°C		4		рF	
Drain Off-Capacitance	C <sub>D</sub> (OFF)	f = 1MHz, Figure 6	T <sub>A</sub> = +25°C		4		рF	
Source On-Capacitance	C <sub>S(ON)</sub>	f = 1MHz, Figure 7	T <sub>A</sub> = +25°C		16		рF	
Drain On-Capacitance	C <sub>D(ON)</sub>	f = 1MHz, Figure 7	T <sub>A</sub> = +25°C		16		рF	


### **ELECTRICAL CHARACTERISTICS—Single Supply**

(V+ = 12V, V- = 0, VL = 5V, GND = 0, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP (Note 2)	MAX	UNITS	
SWITCH	'							
Analog Signal Range	Vanalog	(Note 3)		0		12	V	
Drain-Source	D	V+ = 10.8V; V <sub>L</sub> = 5.25V;	T <sub>A</sub> = +25°C		100	160		
On-Resistance	R <sub>DS</sub> (ON)	$V_D = 3V, 8V; I_S = -10mA$	TA = TMIN to TMAX			200	Ω	
SUPPLY								
Power-Supply Range	V+, V-			10.8		24.0	V	
Power-Supply Current	1+	All channels on or off,	T <sub>A</sub> = +25°C	-1	+0.001	+1	μА	
Fower-Supply Current	1+	$V_{IN} = 0V \text{ or } 5V$	TA = TMIN to TMAX	-5		+5	μA	
Magativa Supply Current	I-	All channels on or off,	T <sub>A</sub> = +25°C	-1	-0.0001	+1		
Negative Supply Current	-	$V_{IN} = 0V \text{ or } 5V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		+5	μΑ	
Logic Supply Current	IL	All channels on or off,	T <sub>A</sub> = +25°C	-1	+0.001	+1	μA	
Logic Supply Culterit	'L	VIN = 0V or 5V	$T_A = T_{MIN}$ to $T_{MAX}$	-5		+5	μΑ	
Ground Current	IGND	All channels on or off,	T <sub>A</sub> = +25°C	-1	-0.0001	+1		
Ground Current	IGND	$V_{IN} = 0V \text{ or } 5V$	TA = TMIN to TMAX	-5		+5	μA	
DYNAMIC								
Turn-On Time	ton	V <sub>S</sub> = 8V, Figure 2	T <sub>A</sub> = +25°C		300	400	ns	
Turn-Off Time	toff	V <sub>S</sub> = 8V, Figure 2	T <sub>A</sub> = +25°C		60	200	ns	
Charge Injection (Note 3)	Q	$C_L = 1nF$ , $V_{GEN} = 0$ , $R_{GEN} = 0\Omega$ , Figure 3	T <sub>A</sub> = +25°C		5	10	рС	


- **Note 2:** Typical values are for **design aid only**, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
- Note 3: Guaranteed by design.
- **Note 4:** On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog signal range.
- Note 5: Leakage parameters IS(OFF), ID(ON), and IS(ON) are 100% tested at the maximum rated hot temperature and guaranteed at +25°C.
- **Note 6:** Off-Isolation Rejection Ratio  $= 20\log(V_D/V_S)$ ,  $V_D = 0$  output,  $V_S = 1$  input to off switch.
- Note 7: Between any two switches.


### **Typical Operating Characteristics**





### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




















#### **Pin Description**

PI	N	NAME	FUNCTION				
DIP/SO	THIN QFN	NAME	FUNCTION				
1, 16, 9, 8	15, 14, 7, 6	IN1-IN4	Logic Control Inputs				
2, 15, 10, 7	16, 13, 8, 5	D1-D4	Drain Outputs				
3, 14, 11, 6	3, 14, 11, 6 1, 12, 9 4 S1–S4 Sou						
4	2	2 V- Negative-Supply Voltage Input					
5	3	Ground					
12	10	VL	Logic-Supply Voltage Input				
13	11	V+	Positive-Supply- Voltage Input—Connected to Substrate				
_	EP	PAD	Exposed Pad Connect Pad to V+				

### Applications Information

#### **General Operation**

- Switches are open when power is off.
- IN, D, and S should not exceed V+ or V-, even with the power off.
- Switch leakage is from each analog switch terminal to V+ or V-, not to other switch terminals.

#### Operation with Supply Voltages Other than ±15V

Using supply voltages other than  $\pm 15V$  will reduce the analog signal range. The DG444/DG445 switches oper-

ate with  $\pm 4.5$ V to  $\pm 20$ V bipolar supplies or with a  $\pm 10$ V to  $\pm 30$ V single supply; connect V- to 0V when operating with a single supply. Also, all device types can operate with unbalanced supplies such as  $\pm 24$ V and  $\pm 5$ V. V<sub>L</sub> must be connected to  $\pm 5$ V to be TTL compatible, or to V+ for CMOS-logic level inputs. The *Typical Operating Characteristics* graphs show typical on-resistance with  $\pm 20$ V,  $\pm 15$ V,  $\pm 10$ V, and  $\pm 5$ V supplies. (Switching times increase by a factor of two or more for operation at  $\pm 5$ V.)

#### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by VL , V-, and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V+ and V-should not exceed +44V.




Figure 1. Overvoltage Protection Using External Blocking Diodes




Figure 2. Switching Time




Figure 3. Charge Injection




Figure 4. Off-Isolation Rejection Ratio




Figure 5. Crosstalk




Figure 6. Source/Drain Off-Capacitance





Figure 7. Source/Drain On-Capacitance

### \_Pin Configurations/Functional Diagrams (continued)




### \_Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
DG444ETE	-40°C to +85°C	16 Thin QFN (5mm x 5mm)
DG445CJ	0°C to +70°C	16 Plastic DIP
DG445CY	0°C to +70°C	16 Narrow SO
DG445C/D	0°C to +70°C	Dice*
DG445DJ	-40°C to +85°C	16 Plastic DIP
DG445DY	-40°C to +85°C	16 Narrow SO
DG445ETE	-40°C to +85°C	16 Thin QFN (5mm x 5mm)

<sup>\*</sup>Contact factory for dice specifications.


### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



COMMON DIMENSIONS										EXPOSED PAD VARIATIONS												
PKG.	- 1	6L 5x	5	2	20L 5	ι5	2	8L 5>	ι5			PKG			D2		E2		L	DOWN		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX		CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	BONDS ALLOWED
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	[	T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
A3	0	20 RF	F	0	20 RF	F.	0.3	20 RF	F	0	20 RF	F	L	T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	L	T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
D	_	5.00	_	-	-		4 90	-	5 10	-	_	5.10	L	T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10		T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
e	0	.80 BS	SC.	0	.65 BS	SC.	0.	50 BS	SC.	0	.50 B	SC.		T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y
k	0.25			0.25			0.25			0.25		Ι.	Į.	T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
ı	0.20	0.40	0.50	0.25	0.55	0.65	0.00	0.55	0.65	0.20	0.40	0.50	L	T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
11	0.50	0.40	0.50	0.43	0.00	0.00	0.45	0.55	0.00	0.50	-	0.50	Į.	T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES
	-		<u> </u>	<u> </u>			_	-	-	i -		<u> </u>	L	T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
N ND	16 20			28 7		$\vdash$	32 8		L	T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO				
NF	4 5 7			8			L	T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO						
JEDEC	-	WHHE		$\vdash$	WHH	_		VHHD		WHHD-2			- 1	T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
JEDEC		vvnne	)	_	vvnnu		V	VHHL	-1	v	vnnu		ŀ	T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y
TES:													H	T2855N-1 T3255-2	3.15	3.25	3.20	3.15	3.25	3.35	**	N NO
I. DIMENS	SIONIN	IG & TO	DLERA	NCING	CONF	ORM 1	O ASM	E Y14	.5M-19	94.			H	T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
2. ALL DI	MENSI	ONS A	RE IN I	MILLIM	ETERS	. ANG	ES AR	EIND	EGRE	ES.			H	T3255-4	3.00	3.10	3.20	3.00	3.10	3.20		NO.
3. NISTH													H	T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO.
	ORM TO NAL, B FIER M SION b	O JESE UT MU MAY BE APPLI	95-1 S ST BE EITHE ES TO	SPP-01 LOCA ER A N	2. DET TED WI IOLD O	TAILS ( ITHIN T R MAR	OF TER THE ZO KED FI	MINAL NE INE EATUR	#1 IDE DICATE E.	NTIFI D. THI	ER ARE	MINAL	AND	0.30 mm			•	**	SEE CO	MMON E	DIMENSIO	NS TABLE
FROM				F 1000	inco -					4415	- 010-	DEC-										
ND ANI										AND I	SIDE	RESF	LY.									
7. DEPOP																						
8 COPLA																_						
<ol> <li>DRAWI T2855-</li> </ol>				JEDE	C MO2	20, EX	CEPT E	XPOS	ED PAI	D DIME	NSION	N FOR	١,			冊	DAI	LA:	§ 🕖		/13	<b>(1/1</b>
). WARPA	GE SH	ALL N	OT EX	CEED	0.10 mr	n.										190	ormic)	WIND TO		ar al.	- 20	~=#
MARKIN	IG IS F	OR PA	CKAG	E ORII	ENTATI	ON RE	FEREN	ICE ON	NLY.							TITUE	PACK	AGE OL	JTLINE.			

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.