# 捷多邦,专业PCB打样工厂,24小时加急出货 TPPM0110 DUAL LOW-DROPOUT LINEAR REGULATOR

**DWP HSOP PACKAGE** 

SLVS365 - MARCH 2001

- Dual Voltage Output, 3.3 V ±3% and 1.8 V ±2%
- 3.3-V Output Within 2 V of 1.8-V Output Under All Conditions
- 1.5-A Load Current Capability on 3.3-V Output
- 300-mA Load Current Capability on 1.8-V Output
- Overcurrent Protection for Both Outputs
- Thermally-Enhanced Packaging
   Concept for Efficient Heat Management
- Thermal Shutdown to Protect Device During Excessive Power Dissipation

_	(TOP VIEW)		
NC	10 2 3 4 5 6	20 19 18 17 16 15	GND NC NC NC NC NC NC NC NC
1.8VOUT U	8 9 10	13 12 11	NC NC

#### description

The TPPM0110 is a power source intended for use in systems that have a single 5-V input source and require dual, linearly-regulated, low-dropout voltage sources. The outputs must track within 2 V of each other during all conditions and modes of operation. Each output is protected against overcurrent conditions. In the event that one of the outputs is shorted to ground, the other output must maintain a voltage output differential of less than 2 V compared to the output with the abnormal condition.

The 3.3-V  $\pm$  3% regulated output is capable of driving loads of 1.5 A, and the 1.8-V  $\pm$  2% regulated output is capable of driving loads of 300 mA under all normal operating conditions. The device is available in a PowerPAD<sup>TM</sup> thermally-enhanced package for efficient heat management, and requires a copper plane to dissipate the heat.

E TE BYTTE TO THE WWW.DZSC.COM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


werPAD is a trademark of Texas Instruments.



## TPPM0110 DUAL LOW-DROPOUT LINEAR REGULATOR

SLVS365 -MARCH 2001

#### functional block diagram



SLVS365 -MARCH 2001

#### **Terminal Functions**

TERMINA	TERMINAL				TERMINAL				DECORPTION								
NAME	NO.	1/0	DESCRIPTION														
NC	1–3, 5, 7, 9–12 13–17 <sup>†</sup> 18,9	I	No connection														
3.3VOUT	4	0	3.3-V regulated output														
5VCC	6	1	5-V input														
1.8VOUT	8	0	1.8-V regulated output														
GND	20	I	Ground														

<sup>†</sup> These terminals are to be used for test purposes only, and are not connected in system applications. No signal traces should be connected to these terminals.

#### Table 1. Input Selection<sup>‡</sup>

INPUT CONDITION	3.3VOUT C	ONDITION	1.8VOUT	CONDITION
	V(3.3VOUT)	I(3.3VOUT)	V(1.8VOUT)	I <sub>(1.8</sub> VOUT)
Power up 0 to 5 V	Within 2 V of 1.8VOUT	0 to overcurrent limit	0 to 1.8 V	0 to overcurrent limit
5 V	3.3V ±3%	0 to 1.5 A	1.8 V ±2%	0 to 300 mA
Power down 5 V to 0	Within 2 V of 1.8VOUT	1.5 A to 0	1.8 V to 0	300 mA to 0
5 V	0 V	Up to 5.4 A	1.8 V	0 to 300 mA
5 V	Less than 2 V	Don't care	0 V	Up to 1.08 A
0 V	Within 2 V of 1.8VOUT	Don't care	1.8 V to 0	Don't care

<sup>‡</sup> See Figures 2, 3, and 4.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)§

5-V input, V <sub>(5VCC)</sub> (see Notes 1 and 2)	7 V
3.3-V output current limit, I <sub>L(3.3VOUT)</sub>	5.4 A
1.8-V output current limit, I <sub>L(1.8VOUT)</sub>	1.08 A
Continuous power dissipation, PD (see Note 3)	3.8 W
Electrostatic discharge susceptibility, V <sub>(HBMESD)</sub>	2 kV
Operating ambient temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–55°C to 150°C
Lead temperature (soldering, 10 sec), T <sub>(LEAD)</sub>	260°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

- 2. Absolute negative voltage values on these terminals should not be below -0.5 V.
- 3. Assumed correct thermal management technique implementation and ambient temperature of 25°C.

#### recommended operating conditions

		MIN	TYP M	ΑX	UNIT
5-V input, V <sub>(5VCC)</sub>		4.7		5.3	V
Load capacitance, C <sub>L</sub>	10 m $\Omega$ < ESR <sub>(CL)</sub> < 1 $\Omega$		1	00	μF
Outrot lead comment l	3.3VOUT	0		1.5	Α
Output load current, IO	1.8VOUT	0	3	00	mA
Ambient temperature, TA		0		55	°C



## TPPM0110 DUAL LOW-DROPOUT LINEAR REGULATOR

SLVS365 - MARCH 2001

## electrical characteristics, $T_A = 0$ °C to 55°C, $C_L = 100 \mu F$ , $V_{(5VCC)} = 5 V$ (unless otherwise noted)

The operating ratings specified below is interpreted as conditions that do not degrade the device's parametric or functional specifications for the life of the product.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>(5</sub> VCC)	Input voltage			4.7	5	5.3	V	
(Q) Quiescent supply current		IO(3.3VOUT) = 1.2 A and IO(1.8VOUT) = 300 mA		1		mA		
()			With no loads on outputs		600		μΑ	
	0		3.3VOUT = 3.3 V ±3%		1.5		Α	
10	Output load current		1.8VOUT = 1.8 V ±2%		300		mA	
V <sub>(3.3</sub> VOUT)	3.3-V output		I <sub>O</sub> = 1 mA to 1.2 A	3.23	3.33	3.43	V	
V(1.8VOUT)	1.8-V output		I <sub>O</sub> = 1 mA to 250 mA	1.78	1.82	1.85	V	
.,	Regulator drop-out	3.3VOUT	I <sub>O</sub> < 1.2 A			1	V	
V <sub>(DO)</sub>	voltage	1.8VOUT	I <sub>O</sub> < 250 mA			2.5		
I <sub>(3.3</sub> VOUT)OC	_		3.3VOUT, I <sub>L</sub> ↑, See Note 4	2.25	3	5.4	Α	
	Overcurrent protection	on	Hysteresis		500		mA	
	_		1.8VOUT, See Note 4	0.45	0.6	1.08	Α	
I(1.8VOUT)OC	Overcurrent protection	on	Hysteresis		200		mA	
CL	Load capacitance for both regulated outputs					100	μF	
ESR <sub>(CL)</sub>	Equivalent series resistance					1	Ω	
$V_{\sf th}$	Threshold voltage		5 V ↓, I <sub>O(3.3VOUT)</sub> = 1.2 A, I <sub>O(1.8VOUT)</sub> = 250 mA	3.4		4.2	V	
			Hysteresis		250		mV	
<del>-</del> +	Thermal chutdown h	votorosio.	Temperature ↑	150		180	°C	
T <sub>TSD</sub> †	Thermal shutdown hysteresis		Hysteresis		15			

<sup>†</sup> Design targets only. Not tested in production.

NOTE 4: In the event of an overcurrent condition, the output should be a constant current limit such that the current never exceeds 360% of IO(TYP). Once the overcurrent condition is removed, the device returns to within the specified regulation limits.

### electrical characteristics, $T_A = 0$ °C to 55°C, $C_L = 100 \mu F$ , $V_{(5VCC)} = 5 V$ (unless otherwise noted)<sup>†</sup>

The following parametric requirements are applicable to both 3.3VOUT and 1.8VOUT when subjected to these transient tests.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(OTL)</sub>	Output transient voltage limit	Voltage that load step can affect nominal output voltage (see Note 5)	-3%		3%	
IO(STEP)	Output load step current	See Note 5	0		lO(TYP)	Α
IO(SLEW)	Output load step current slew rate	See Note 5 and 6			8	A/μs
t(STEP)	Output transient time limit	See Note 5		10		μs
	Power up overshoot	Maximum voltage overshoot allowed on either output when component begins regulation. Voltage transient time limit is t(STEP) (see Note 5)			7	%

<sup>†</sup> Design targets only. Not tested in production..

NOTES: 5. Both outputs must maintain voltage regulation within ±3% of nominal, for a load step from 0 to IO(TYP) and from IO(TYP) to 0 A with a current slew rate of 8A/ms. Load may be toggled at a rate of 20 kHz typical. The outputs must return to the specified regulation limits within the specified time of 10 μs (typical).

6. Both linear regulators must be capable of regulating small ESR ceramic capacitors or aluminum electrolytic capacitors (see ESR specification).




SLVS365 -MARCH 2001

#### thermal characteristics

	PARAMET	MIN	TYP	MAX	UNIT	
$R_{\theta JC}$	R <sub>0</sub> JC Thermal impedance, junction-to-case				8	°C/W
$R_{\theta JA}$	R <sub>0JA</sub> Thermal impedance, junction-to-ambient See Note 7				33	°C/W

NOTE 7: See JEDEC PCB specifications for high-K and correct implementation for 150 LFM air flow.

#### TYPICAL CHARACTERISTICS




NOTE: The 100- $\mu F$  capacitor has: ESL = 3 nH and ESR = 0.5  $\Omega$  to 1  $\Omega.$ 

Testing circuit includes  $100-\mu F$  aluminum capacitors which may be replaced with  $10-\mu F$  ceramic capacitors. Both capacitors must have equivalent series inductance ESL < 3 nH and equivalent series resistance ESR < 1  $\Omega$ .

Figure 1. Test Circuit




#### TYPICAL CHARACTERISTICS



NOTE: The outputs track within 2 V in the power-up and power-down sequence.

Figure 2. Power-Up and Power-Down Sequence




NOTE: The outputs track within 2 V in the power-up sequence.

Figure 3. Power-Up Sequence




#### **TYPICAL CHARACTERISTICS**



NOTE: The power-up sequence is for an output with 1.5 A on 3.3VOUT.

Figure 4. Power-Up Sequence




NOTE: Load regulation on 1.8VOUT with a load step of 1 mA to 300 mA.

Figure 5. Load Regulation on 1.8VOUT




#### TYPICAL CHARACTERISTICS



NOTE: Load regulation on 3.3VOUT with a load step of 1 mA to 1.5 A

Figure 6. Load Regulation on 3.3VOUT



NOTE: Output settling time on 3.3VOUT due to load regulation step of 1 mA to 1.5 A

Figure 7. Settling Time Due to Load Regulation on 3.3VOUT



SLVS365 - MARCH 2001

#### TYPICAL THERMAL CHARACTERISTICS

To ensure reliable operation of the device, the junction temperature of the output device must be within the safe operating area (SOA). This is achieved by providing a means to dissipate the heat generated from the junction of the output structure. There are two components that contribute to thermal resistance. They consist of two paths in series. The first is the junction-to-case thermal resistance,  $R_{\theta JC}$ ; the second is the case-to-ambient thermal resistance,  $R_{\theta JA}$ , is determined by:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

The ability to efficiently dissipate the heat from the junction is a function of the package style and board layout incorporated in the application. The operating junction temperature is determined by the operating ambient temperature,  $T_A$ , and the junction power dissipation,  $P_J$ .

The junction temperature, T<sub>J</sub>, is determined by the following thermal equation:

$$T_{J} = T_{A} + P_{J} (R_{\theta JC}) + P_{J} (R_{\theta CA})$$
$$T_{J} = T_{A} + P_{J} (R_{\theta JA})$$

This particular application uses the 20-pin DWP power pad package with a standard lead frame with a dedicated ground terminal. Using a multilayer printed-circuit board (PCB), the power pad is mounted as recommended in the TI packaging application. The power pad is electrically connected to the ground plane of the board through a dedicated ground pin and the die mount power pad. This provides a means for heat spreading through the

in the TI packaging application. The power pad is electrically connected to the ground plane of the board through a dedicated ground pin and the die mount power pad. This provides a means for heat spreading through the copper plane associated within the PCB (ground layer). The thermal resistance from junction to ambient,  $R_{\theta JA}$ , is dependent of several factors, the implemented method of package attachment to the heat spreading material and the air flow in the system application.



#### APPLICATION INFORMATION

#### packaging

To maximize the efficiency of this package for application on a single layer or multilayer PCB, certain guidelines must be followed.

The following information is to be used as a guideline only. For further information, refer to the PowerPAD concept implementation document.

#### multilayer PCB

The following are guidelines for mounting the PowerPAD IC on a multilayer PCB with a ground plane.




Figure 8. Package and Land Configuration for a Multilayer PCB




Figure 9. Multilayer Board (Side View)



SLVS365 - MARCH 2001

#### APPLICATION INFORMATION

In a multilayer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors (die area, number of thermal vias, thickness of copper, etc.). Consult the PowerPAD Thermally Enhanced Package Technical Brief.

#### single layer PCB





Figure 10. Land Configuration for Single-Layer PCB

Layout recommendation is to utilize as much copper area for the power management section of a single-layer board as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low thermal impedance attachment method (solder paste or thermal-conductive epoxy). In both of these cases, it is advisable to use as much copper traces as possible to dissipate the heat.

#### **IMPORTANT**

If this attachment method is not implemented correctly, this product will not operate efficiently. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board.



<sup>†</sup> It is recommended that the capacitors on the outputs (100  $\mu$ F) have a low ESR < 1  $\Omega$ .

These stabilizing capacitors must be placed in close proximity of their corresponding output terminals for optimal performance.

Figure 11. Application Schematic





#### PACKAGE OPTION ADDENDUM

27-Feb-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPPM0110DWP	ACTIVE	SO Power PAD	DWP	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPPM0110DWPG4	ACTIVE	SO Power PAD	DWP	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPPM0110DWPR	ACTIVE	SO Power PAD	DWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPPM0110DWPRG4	ACTIVE	SO Power PAD	DWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DWP (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.






# THERMAL PAD MECHANICAL DATA DWP (R-PDS0-G20)

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265