

捷多邦,专业PCB打样工厂,24小哈SN系4GTLPH32916 34-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS

SCES380A-JANUARY 2002-REVISED JUNE 2005

FEATURES

- Member of the Texas Instruments Widebus+™ Family
- UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, and Clock-Enabled Modes
- TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- GTLP Buffered CLKAB Signal (CLKOUT)
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTLP Outputs (50 mA)

DESCRIPTION/ORDERING INFORMATION

- LVTTL Outputs (–24 mA/24 mA)
- GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

The SN74GTLPH32916 is a medium-drive, 34-bit UBT transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of data transfer. Additionally, it provides for a copy of CLKAB at GTLP signal levels (CLKOUT) and conversion of a GTLP clock to LVTTL logic levels (CLKIN). The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC circuitry, and TI-OPC circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH32916 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	LFBGA – GKF	Tape and reel	SN74GTLPH32916KR	GM916	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

PDPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Webbus+, DBT, TI-OPC, OEC are trademarks of Texas Instruments.




SCES380A-JANUARY 2002-REVISED JUNE 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



TEXAS INSTRUMENTS www.ti.com

SN74GTLPH32916 34-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS

SCES380A-JANUARY 2002-REVISED JUNE 2005

		TERM	IINAL ASSIG	NMENTS ⁽¹⁾		
	1	2	3	4	5	6
Α	1A2	1A1	1LEAB	1CLKAB	1B1	1B2
В	1A4	1A3	1OEAB	1CEAB	1B3	1B4
С	1A6	1A5	GND	GND	1B5	1B6
D	1A8	1A7	1V _{CC}	1BIAS V _{CC}	1B7	1B8
E	1A10	1A9	GND	GND	1B9	1B10
F	1A12	1A11	GND	GND	1B11	1B12
G	1A14	1A13	1V _{CC}	1V _{REF}	1B13	1B14
н	1A15	1A16	GND	GND	1B16	1B15
J	1A17	1CLKIN	1OEBA	1CLKBA	1CLKOUT	1B17
к	NC	2LEAB	1LEBA	1CEBA	2CLKAB	NC
L	2A2	2A1	2OEAB	2CEAB	2B1	2B2
М	2A4	2A3	GND	GND	2B3	2B4
Ν	2A6	2A5	2V _{CC}	2BIAS V _{CC}	2B5	2B6
Р	2A8	2A7	GND	GND	2B7	2B8
R	2A10	2A9	GND	GND	2B9	2B10
т	2A12	2A11	2V _{CC}	2V _{REF}	2B11	2B12
U	2A14	2A13	GND	GND	2B13	2B14
v	2A15	2A16	2 <mark>0EBA</mark>	2CLKBA	2B16	2B15
w	2A17	2CLKIN	2LEBA	2CEBA	2CLKOUT	2B17

(1) NC - No internal connection

FUNCTIONAL DESCRIPTION

The SN74GTLPH32916 is a medium-drive (50 mA), 34-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825
Latched transceiver	'543			'16543	'16472
Latch	'373, '573	'843	'841	'16373	'16843
Registered transceiver	'646, '652			'16646, '16652	'16474
Flip-flop	'374, '574		'821	'16374	
Standard UBT					'16500, '16501
Universal bus driver					'16835
Registered transceiver with clock enable	'2952			'16470, '16952	
Flip-flop with clock enable	'377	'823			'16823
Standard UBT with clock enable					'16600, '16601

Table 1. SN74GTLPH32916 UBT Transceiver Replacement Functions



SCES380A-JANUARY 2002-REVISED JUNE 2005

FUNCTIONAL DESCRIPTION (CONTINUED)

Additionally, it allows for transparent conversion of CLKAB-to-GTLP signal levels (CLKOUT) and CLKOUT-to-LVTTL logic levels (CLKIN).

Data flow in each direction is controlled by clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (OEAB and OEBA). CEAB and CEBA enable all 17 bits, and OEAB and OEBA control the 17 bits of data and the CLKOUT/CLKIN buffered clock path for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow, when CEAB is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if CEAB and LEAB are low, the A data is latched, regardless of the state of CLKAB (high or low) and if LEAB is high, the device is in transparent mode. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to A to B, except CEBA, OEBA, LEBA, and CLKBA are used.

FUNCTION TABLES

INPUTS OUTPUT B MODE CEAB OEAB LEAB CLKAB Α Х Х Х Х Ζ Н Isolation н $B_0^{(2)}$ L L Х L Latched storage of A data $B_0^{(3)}$ L L L L Х х н Х L L L True transparent Х L Н Х н Н ↑ L L L L L Clocked storage of A data ↑ L L L Н Н Н Х $B_0^{(3)}$ L L Х Clock inhibit

OUTPUT ENABLE⁽¹⁾

(1) A-to-B data flow is shown. B-to-A data flow is similar, but uses CEBA, OEBA, LEBA, and CLKBA. The condition when OEAB and OEBA are both low at the same time is not recommended.

(2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

(3) Output level before the indicated steady-state input conditions were established


BUFFERED CLOCK

	INPU	UTS		OPERATION OR	MODE
CE	LE	OEAB	OEBA	FUNCTION	MODE
Х	Х	Н	Н	Z	Isolation
Х	Х	L	Н	CLKAB to CLKOUT	True delayed clock signal
Х	Х	Н	L	CLKOUT to CLKIN	The delayed clock signal
х	x	L	L	CLKAB to CLKOUT, CLKOUT to CLKIN	True delayed clock signal with feedback path ⁽¹⁾

(1) This condition is not recommended.




SCES380A-JANUARY 2002-REVISED JUNE 2005




LOGIC DIAGRAM (POSITIVE LOGIC)⁽¹⁾

(1) $1V_{CC}$ and 1BIAS V_{CC} are associated with these channels.







LOGIC DIAGRAM (POSITIVE LOGIC)⁽¹⁾(CONTINUED)

(1) $2V_{CC}$ and 2BIAS V_{CC} are associated with these channels.



SCES380A-JANUARY 2002-REVISED JUNE 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} BIAS V _{CC}	Supply voltage range		-0.5	4.6	V
M	Input veltage renge (2)	A-port and control inputs	-0.5	7	V
VI	Input voltage range ⁽²⁾	B port and V _{REF}	-0.5	4.6	v
M	Voltage range applied to any output in the	A port	-0.5	7	V
Vo	high-impedance or power-off state ⁽²⁾	B port	-0.5	4.6	v
	Current into any output in the low state	A port		48	
I _O	Current into any output in the low state	B port		100	mA
I _O	Current into any A-port output in the high state	e ⁽³⁾		48	mA
	Continuous current through each V _{CC} or GND			±100	mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			36	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3)

This current flows only when the output is in the high state and $V_O > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51-7. (4)

SCES380A-JANUARY 2002-REVISED JUNE 2005



Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
V	Termination voltage	GTL	1.14	1.2	1.26	V
V _{TT}	Termination voltage	GTLP	1.35	1.5	1.65	V
14	Deference veltere	GTL	0.74	0.8	0.87	V
V _{REF}	Reference voltage	GTLP	0.87	1	1.1	V
	land or the ne	B port			V _{TT}	
VI	Input voltage	Except B port		V_{CC}	5.5	V
	1 Park Jacob Connection Research	B port	V _{REF} + 0.05			
V _{IH}	High-level input voltage	Except B port	2			V
N/		B port			V _{REF} - 0.05	V
V _{IL}	Low-level input voltage	Except B port			0.8	V
I _{IK}	Input clamp current				–18	mA
I _{OH}	High-level output current	A port			-24	mA
	Level and a strend assessed	A port			24	
I _{OL}	Low-level output current	B port			50	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		20			µs/V
T _A	Operating free-air temperature		-40		85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.

(3) V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

(4) V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



SCES380A-JANUARY 2002-REVISED JUNE 2005

Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OH} = −100 μA	V _{CC} - 0.2			
V _{OH}	A port	V 245.V	I _{OH} = -12 mA	2.4			V
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4	
		$v_{\rm CC} = 3.15 {\rm v}$	I _{OL} = 24 mA			0.5	
V _{OL}		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	V
B port	D nort		I _{OL} = 10 mA			0.2	
	в роп	V _{CC} = 3.15 V	I _{OL} = 40 mA			0.4	
			I _{OL} = 50 mA			0.55	
I	Control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V			±10	μA
(2)	A port	V 245.V	$V_{O} = V_{CC}$			10	^
оzн ⁽²⁾	B port	$V_{\rm CC} = 3.45 \rm V$	V _O = 1.5 V			10	μA
ozl ⁽²⁾	A and B ports	$V_{CC} = 3.45 V,$	$V_0 = GND$			-10	μA
BHL ⁽³⁾	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μA
внн ⁽⁴⁾	A port	V _{CC} = 3.15 V,	V ₁ = 2 V	-75			μA
BHLO ⁽⁵⁾	A port	V _{CC} = 3.45 V,	$V_{I} = 0$ to V_{CC}	500			μA
внно ⁽⁶⁾	A port	V _{CC} = 3.45 V,	$V_{I} = 0$ to V_{CC}	-500			μA
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			100	
сс	A or B port	V_{I} (A port or control input) = V_{CC} or GND,	Outputs low			100	mA
		V_{I} (B port) = V_{TT} or GND	Outputs disabled			100	
∆I _{CC} ⁽⁷⁾		V_{CC} = 3.45 V, One A-port or control input a Other A-port or control inputs at V_{CC} or GN				1.5	mA
C _i	Control inputs	V _I = 3.15 V or 0			3	4	pF
~	A port	V _O = 3.15 V or 0			6.5	8	~ Г
C _{io}	B port or CLKOUT	V _O = 1.5 V or 0			8.5	10.5	pF
Co	CLKIN	V _O = 3.15 V or 0			5	6	pF

(1)

(2)

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current. The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND (3) and then raising it to VILmax.

The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC (4) and then lowering it to V_{IH} min.

(5)

(6)

An external driver must source at least I_{BHLO} to switch this node from low to high. An external driver must sink at least I_{BHHO} to switch this node from high to low. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. (7)

SCES380A-JANUARY 2002-REVISED JUNE 2005

Hot-Insertion Specifications for A Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS				UNIT
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 5.5 V		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	$V_{O} = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	$V_{O} = 0.5 V \text{ to } 3 V,$	$\overline{OE} = 0$		±30	μA

TEXAS INSTRUMENTS

www.ti.com

Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_1 or $V_0 = 0$ to 1.5 V		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA
	V _{CC} = 0 to 3.15 V		(D port) = 0 to 1 E		5	mA
I_{CC} (BIAS V_{CC})	V_{CC} = 3.15 V to 3.45 V	BIAS V_{CC} = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V	±30	μA	
Vo	$V_{CC} = 0,$	BIAS $V_{CC} = 3.3 V$,	l _O = 0	0.95	1.05	V
Ι _Ο	$V_{CC} = 0,$	BIAS V_{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μA

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature,

 V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (unless otherwise noted)

			MIN	MAX	UNIT
f _{clock}	Clock frequency	CLKAB to B or CLKBA to A		175	MHz
	Pulse duration	LEAB or LEBA high	2.8		
t _w	Fuise duration	CLKAB to B or CLKBA to A High or lo	w 2.8		ns
		A before CLKAB↑	1.8		
	t _{su} Setup time	B before CLKBA↑	1.5		
		A before LEAB↓	1		
t _{su}		B before LEBA↓	2		ns
		CEAB before CLKAB↑	1.5		
		CEBA before CLKBA1	1.5		
		A after CLKAB↑	0.3		
		B after CLKBA↑	0.4		
		A after LEAB↓	1.1		
t _h	t _h Hold time	B after LEBA↓	0.5		ns
		CEAB after CLKAB↑	1		
		CEBA after CLKBA↑	1		



SCES380A-JANUARY 2002-REVISED JUNE 2005


Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	ΜΙΝ Τ	YP ⁽¹⁾ MAX	UNIT
f _{max}	CLKAB or CLKBA	B or A	175		MHz
t _{PLH}	Α	В	2.1	6	20
t _{PHL}	A	D	2.1	6	ns
t _{PLH}	LEAB	В	2.2	6.5	nc
t _{PHL}	LEAD	D	2.2	6.5	ns
t _{PLH}	CLKAR	D	2.2	6.5	20
t _{PHL}	CLKAB	В	2.2	6.5	ns
t _{PLH}	CLKAB	CLKOUT	3.2	8	20
t _{PHL}	CLKAB	GLKOUT	3.2	8	ns
t _{en}	OEAB	B or CLKOUT	2.2	6.5	20
t _{dis}	UEAB	BUICEROUT	2.2	6.5	ns
t _r	Rise time, B outp	outs (20% to 80%)		2.4	ns
t _f	Fall time, B outp	uts (80% to 20%)		2	ns
t _{PLH}	В	۸	1.8	5.8	~~
t _{PHL}	В	А	1.8	5.8	ns
t _{PLH}		٨	1.5	5.3	
t _{PHL}	LEBA	А	1.5	5.3	ns
t _{PLH}		۸	1.8	5.7	~~
t _{PHL}	CLKBA	A	1.8	5.7	ns
t _{PLH}	CLKOUT	CLKIN	2.5	6.5	
t _{PHL}	CLKOUT	GLNIN	2.5	6.5	ns
t _{en}		A or CLKIN	1	6.2	
t _{dis}	- OEBA	A or CLKIN	1	5.9	ns

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCES380A-JANUARY 2002-REVISED JUNE 2005



Texas truments

www.ti.com

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_r \approx 2 ns, t_f \approx 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms

SN74GTLPH32916 34-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER Texas TRUMENTS WITH BUFFERED CLOCK OUTPUTS www.ti.com

SCES380A-JANUARY 2002-REVISED JUNE 2005

Distributed-Load Backplane Switching Characteristics

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.








Figure 3. Medium-Drive RLC Network

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{RFF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP ⁽¹⁾	UNIT
t _{PLH}	- A	В	4.5	ns
t _{PHL}	~		4.5	115
t _{PLH}	LEAB	В	4.7	ns
t _{PHL}	LEAD		4.7	115
t _{PLH}	- CLKAB	В	4.7	ns
t _{PHL}	CEIAD		4.7	115
t _{PLH}	- CLKAB	CLKOUT	6	ns
t _{PHL}	CEINAD	CENCOT	6	115
t _{en}		B or CLKOUT	4.8	200
t _{dis}	UEAD	BUCEROUT	4.4	ns
t _r	Rise time, B out	outs (20% to 80%)	1.2	ns
t _f	Fall time, B outp	uts (80% to 20%)	2.5	ns

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74GTLPH32916KR	ACTIVE	LFBGA	GKF	114 1000	TBD	SNPB	Level-3-220C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated