

SN65LVDS18, SN65LVP18 SN65LVDS19, SN65LVP19

SLLS624B-SEPTEMBER 2004-REVISED NOVEMBER 2005

2.5-V/3.3-V OSCILLATOR GAIN STAGE/BUFFERS

FEATURES

- Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
- Clock Rates to 1 GHz
 - 250-ps Output Transition Times
 - 0.12 ps Typical Intrinsic Phase Jitter
 - Less than 630 ps Propagation Delay Times
- 2.5-V or 3.3-V Supply Operation

 2-mm x 2-mm Small-Outline No-Lead Package

APPLICATIONS

- PECL-to-LVDS Translation
- Clock Signal Amplification


DESCRIPTION


These four devices are high frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx18) and fully differential inputs on the SN65LVx19.

The SN65LVx18 provides the user a Gain Control (GC) for controlling the $\overline{\mathbb{Q}}$ output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to V_{CC} . (When left open, the $\overline{\mathbb{Q}}$ output defaults to 575 mV.) The $\overline{\mathbb{Q}}$ on the SN65LVx19 defaults to 575 mV as well.

Both devices provide a voltage reference (V_{BB}) of typically 1.35 V below V_{CC} for use in receiving single-ended PECL input signals. When not used, V_{BB} should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS(1)

INPUT	OUTPUT	GAIN CONTROL	BASE PART NUMBER	PART MARKING
Single-ended	LVDS	Yes	SN65LVDS18	ER
Single-ended	LVPECL	Yes	SN65LVP18	EP
Differential	LVDS	No	SN65LVDS19	ET
Differential	LVPECL	No	SN65LVP19	ES

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
V_{CC}	Supply voltage (2)	–0.5 V to 4 V
V_{I}	Input voltage	–0.5 V to V _{CC} + 0.5 V
Vo	Output voltage	–0.5 V to V _{CC} + 0.5 V
Io	V _{BB} output current	±0.5 mA
	HBM electrostatic discharge (3)	±3 kV
	CDM electrostatic discharge (4)	±1500 V
	Continuous power dissipation	See Power Dissipation Ratings Table

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, except differential voltages, are with respect to network ground (see Figure 1).
- Tested in accordance with JEDEC Standard 22, Test Method A114-A-7 Tested in accordance with JEDEC Standard 22, Test Method C101

DISSIPATION RATINGS

PACKAGE	T _A < 25°C	OPERATING FACTOR	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
DRF	403 mW	4.0 mW/°C	161 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT	
V _{CC}	Supply Voltage	2.375	2.5 or 3.3	3.6	V		
V _{IC}	Common-mode input voltage (V _{IA} + V _{IB})/2	SN65LVDS19 or SN65LVP19	1.2		$V_{CC} - (V_{ID}/2)$	V	
$ V_{ID} $	Differential input voltage magnitude V _{IA} - V _{IB}	SN65LVDS19 or SN65LVP19	0.8		1	V	
V	Lligh lovel input veltage	EN	2		V _{CC}	V	
V _{IH}	ligh-level input voltage	SN65LVDS18 or SN65LVP18	V _{CC} - 1.17		V _{CC} - 0.44	V	
V	Low lovel input voltage	EN	0		0.8	V	
V _{IL}	Low-level input voltage	SN65LVDS18 or SN65LVP18	V _{CC} - 2.25		V _{CC} - 1.52	V	
Io	Output current to V _{BB}		-400 ⁽¹⁾		400	μΑ	
R_L	Differential load resistance		90		132	Ω	
T _A	Operating free-air temperature		-40		85	°C	

⁽¹⁾ The algebraic convention, where the least positive (more negative) value is designated minimum, is used in this data sheet.



ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Cumply ourront	$R_L = 100 \Omega$, \overline{EN} at 0 V, Other inputs open		30	36	mA
I _{CC}	Supply current	Outputs unloaded, EN at 0 V, Other inputs open		17	22	ША
V_{BB}	Reference voltage (2)	$I_{BB} = -400 \ \mu A$	V _{CC} - 1.44	V _{CC} - 1.35	V _{CC} - 1.25	V
l _{IH}	High-level input current, EN	V _I = 2 V	-20		20	
I _{IAH} or I _{IBH}	High-level input current, A or B	$V_{I} = V_{CC}$	-20		20	
IL	Low-level input current, EN	$V_1 = 0.8 \text{ V}$			20	μA
I _{IAL} or I _{IBL}	Low-level input current, A or B	$V_I = GND$	-20		20	
	8/19 Y AND Z OUTPUT CHARACTER	ISTICS				
V _{OD}	Differential output voltage magnitude, V _{OY} - V _{OZ}		247	340	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 1 and Figure 2			50	mV
V _{OC(SS)}	Steady-state common- mode output voltage (see Figure 3)		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage	3		50	100	
l _{OYZ} or l _{OZZ}	High-impedance output current	$\overline{\text{EN}}$ at V_{CC} , $V_{\text{O}} = 0 \text{ V or } V_{\text{CC}}$	-1		1	μΑ
loys or lozs	Short-circuit output current	$\overline{\text{EN}}$ at 0 V, V_{OY} or $V_{OZ} = 0$ V	-50		50	
I _{OS(D)}	Differential short-circuit output current, I _{OY} -I _{OZ}	EN at 0 V, V _{OY} = V _{OZ}	-12		12	mΑ
SN65LVP18/	19 Y AND Z OUTPUT CHARACTERIS	TICS	-		"	
V _{OYH} or V _{OZH}	High-level output voltage	3.3 V; 50 Ω from Y and Z	V _{CC} - 1.13		V _{CC} - 0.85	
V _{OYL} or V _{OZL}	Low-level output voltage	to V _{CC} - 2 V	V _{CC} - 1.87		V _{CC} - 1.61	V
V _{OYL} or V _{OZL}	Low-level output voltage	2.5 V; 50 Ω from Y and Z to V _{CC} – 2 V	V _{CC} - 1.92		V _{CC} - 1.61	V
V _{OD}	Differential output voltage magnitude, V _{OH} - V _{OL}		0.6	0.8	1	
I _{OYZ} or I _{OZZ}	High-impedance output current	$\overline{\text{EN}}$ at V_{CC} , $V_{\text{O}} = 0 \text{ V or } V_{\text{CC}}$	-1		1	μΑ
Q OUTPUT (CHARACTERISTICS (see Figure 1)					
V _{OH}	High-level output voltage	No load		V _{CC} - 0.94		V
		GC Tied to GND, No load		V _{CC} - 1.22		
V_{OL}	Low-level output voltage	GC Open, No load	V _{CC} - 1.52			V
		GC Tied to V _{CC} , No load		V _{CC} - 1.82		
		GC Tied to GND		300		
$V_{O(pp)}$	Peak-to-peak output voltage	GC Open		575		m\
VO(pp)						

Typical values are at room temperature and with a V_{CC} of 3.3 V. Single-ended input operation is limited to V_{CC} \geq 3.0 V.




SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Propagation delay time to or t		Coo Figure 4		340	460	20
t _{PD}	Propagation delay time, t _{PLH} or t _{PHL}	D to Y or Z	See Figure 4		460	630	ps
t _{SK(P)}	Pulse skew, t _{PLH} - t _{PHL}					20	
	Part-to-part skew (2)		V _{CC} = 3.3 V			80	no
t _{SK(PP)}	rait-to-part skew (=)		V _{CC} = 2.5 V			130	ps
	200/ to 900/ differential signal rice tin	20	LVDS, See Figure 4		140	250	
t _r 20%-to-80% differential signal rise time		le	LVPECL, See Figure 4		190	300	ps
	200/ to 200/ differential signal fall time	•	LVDS, See Figure 4		140	250	20
t _f	20%-to-80% differential signal fall tim	е	LVPECL, See Figure 4		210	300	ps
t _{jit(per)}	RMS period jitter ⁽³⁾		2-GHz 50%-duty-cycle square-wave input,		2	4	
t _{jit(cc)}	Peak cycle-to-cycle jitter (4)		See Figure 5		17	24	ps
t _{jit(ph)}	Intrinsic phase jitter		1 GHz		0.12		ps
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output					30	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output		See Figure 6			30	20
t _{PZH}	Propagation delay time		See Figure 0			30	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output				30		

- (1) Typical values are at room temperature and with a V_{CC} of 3.3 V.
- (2) Part-to-part skew is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 100,000 cycles.
- (4) Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles, over a random sample of 1,000 adjacent cycle pairs.

PARAMETER MEASUREMENT INFORMATION




- (1) C₁ is the instrumentation and test fixture capacitance.
- (2) S1 is open for the SN65LVDS18 and closed for the SN65LVP18.

Figure 1. Output Voltage Test Circuit and Voltage and Current Definitions for LVDS/LVP18



PARAMETER MEASUREMENT INFORMATION (continued)



- (1) C_L is the instrumentation and test fixture capacitance.
- (2) S1 is open for the SN65LVDS19 and closed for the SN65LVP19.

Figure 2. Output Voltage Test Circuit and Voltage and Current Definitions for LVDS/LVP19




Figure 3. Voc Definitions




Figure 4. Propagation Delay and Transition Time Test Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Jitter Measurement Setup




Figure 6. Enable and Disable Time Test Waveforms




DEVICE INFORMATION


FUNCTION TABLE (1)

SN65LVDS18, SN65LVP18					SN65LVDS19, SN65LVP19					
Α	EN	Q	Υ	Z	Α	В	EN	Q	Υ	Z
Н	L	L	Н	L	Н	Н	L	?	?	?
L	L	Н	L	Н	L	Н	L	Н	L	Н
Х	Н	?	Z	Z	Н	L	L	L	Н	L
Open	L	?	?	?	L	L	L	?	?	?
Х	Open	?	?	?	Х	Х	Н	?	Z	Z
					Open	Open	L	?	?	?
					Х	Х	Open	?	?	?

(1) H = high, L = low, Z = high impedance, ? = indeterminate

DRF PACKAGE TOP VIEW





BOTTOM VIEW

Package Pin Assignments – Numerical Listing

SN65LVDS	18, SN65LVP18	SN65LVDS19, SN65LVP19			
PIN	SIGNAL	PIN	SIGNAL		
1	Q	1	Q		
2	A	2	А		
3	V _{BB}	3	В		
4	GC	4	V _{BB}		
5	EN	5	EN		
6	Z	6	Z		
7	Y	7	Y		
8	V _{cc}	8	V _{cc}		
9	GND	9	GND		



TYPICAL CHARACTERISTICS




Figure 7.




Figure 8.




Figure 9.

PERIOD JITTER






Figure 10.

LVDS18/19 PROPAGATION DELAY TIME




Figure 11.





Figure 12.








Figure 13.





EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

OUTPUT LVP18/19 Vcc Vcc 7V 7V










THERMAL PAD MECHANICAL DATA DRF (S-PDSO-N8)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



PACKAGE OPTION ADDENDUM

10-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDS18DRFR	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS18DRFRG4	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS18DRFT	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS18DRFTG4	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS19DRFR	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS19DRFRG4	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS19DRFT	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS19DRFTG4	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP18DRFR	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP18DRFRG4	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP18DRFT	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP18DRFTG4	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP19DRFR	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP19DRFRG4	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP19DRFT	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP19DRFTG4	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

10-Feb-2006


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRF (S-PDSO-N8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- D. Falls within JEDEC MO-229.




THERMAL PAD MECHANICAL DATA DRF (S-PDSO-N8)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265