查询CY74FCT543T供应商

連多邦,专业PCB打**G¥54F@T84加良企举**74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001

CY54FCT841T . . . D PACKAGE

- Function, Pinout, and Drive Compatible With FCT, F, and AM29841 Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- High-Speed Parallel Latches
- Buffered Common Latch-Enable Input
- 3-State Outputs
- CY54FCT841T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT841T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

description

The 'FCT841T bus-interface latches are designed to eliminate additional packages required to buffer existing latches and provide additional data width for wider address/data paths or buses carrying parity. The 'FCT841T devices are buffered 10-bit-wide versions of the FCT373 function.

The 'FCT841T devices' high-performance interface is designed for high-capacitance-load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	I/O	DESCRIPTION
D	Ι	Latch data inputs
LE	于	Latch-enable input. The latches are transparent when LE is high. Input data is latched on the high-to-low transition.
Y	0	3-state latch outputs
OE	I	Output-enable control. When \overline{OE} is low, the outputs are enabled. When \overline{OE} is high, the outputs are in the high-impedance (off) state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

PIN DESCRIPTION	
-----------------	--

CY74FCT841T ... P, Q, OR SO PACKAGE (TOP VIEW) 24 VCC OE 23 🛛 Y₀ DoL 2 22 Y1 D1 0 3 D₂ 4 21 [] Y₂ D₃ 5 20 | Y₃ 19 🛛 Y₄ D4 [6 D₅ 7 18 🛛 Y₅ D_6 8 17 Y_6 D7 [] 9 16 U Y7 D₈ [] 10 15 || Y₈ D₉ [11 14 🛛 Y₉ 13 LE GND 12

WWW.DZSC.

CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

ORDERING INFORMATION											
T _A	PACI	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	QSOP – Q	Tape and reel	5.5	CY74FCT841CTQCT	FCT841C						
	SOIC - SO	Tube	5.5	CY74FCT841CTSOC	FCT841C						
–40°C to 85°C	3010 - 30	Tape and reel	5.5	CY74FCT841CTSOCT	FC1041C						
-40 C 10 65 C	DIP – P	Tube	6.5	CY74FCT841BTPC	CY74FCT841BTPC						
	SOIC - SO	Tube	9	CY74FCT841ATSOC	FCT841A						
	3010 - 30	Tape and reel	9	CY74FCT841ATSOCT	FC1641A						
–55°C to 125°C	CDIP – D	Tube	10	CY54FCT841ATDMB							


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	INPUTS			RNAL PUTS	FUNCTION
OE	LE	D	0	Y	
Н	Х	Х	Х	Z	
н	Н	L	L	Z	Z
Н	Н	Н	н	Z	
Н	L	Х	NC	Z	Latched (Z)
L	Н	L	L	L	Transporent
L	Н	Н	н	Н	Transparent
L	L	Х	NC	NC	Latched

FUNCTION TABLE

H = High logic level, L = Low logic level, X = Don't care, NC = No change, Z = High-impedance state

logic diagram (positive logic)



To Nine Other Channels



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		CY54FCT841T			CY	74FCT84	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		CY	54FCT84	IT	CY	74FCT84	IT	UNIT			
PARAMETER		TEST CONDITIO	NS CO	MIN	түр†	MAX	MIN	түр†	MAX	UNIT	
Maria	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V	
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v	
	V _{CC} = 4.5 V,	I _{OH} = -12 mA		2.4	3.3						
VOH		I _{OH} = -32 mA					2			V	
	V _{CC} = 4.75 V	I _{OH} = -15 mA					2.4	3.3			
Max	V _{CC} = 4.5 V,	I _{OL} = 32 mA			0.3	0.55				v	
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	V	
V _{hys}	All inputs				0.2			0.2		V	
	V _{CC} = 5.5 V,	VIN = VCC				5				•	
łı	V _{CC} = 5.25 V,	V _{IN} = V _{CC}							5	μA	
	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				±1					
ΊН	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	μA	
	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				±1					
ΙL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μA	
	V _{CC} = 5.5 V,	V _{OUT} = 2.7 V				10				μA	
IOZH	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V							10		
	V _{CC} = 5.5 V,	V _{OUT} = 0.5 V				-10					
IOZL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V							-10	μA	
. +	V _{CC} = 5.5 V,	VOUT = 0 V		-60	-120	-225				0	
los‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	mA	
loff	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1			±1	μA	
	V _{CC} = 5.5 V,	$V_{IN} \leq 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2					
lcc	V _{CC} = 5.25 V,		$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	mA	
Alee		= 3.4 V§, f ₁ = 0, Ou			0.5	2				mA	
∆ICC		<mark>₁ = 3.4 V</mark> §, f ₁ = 0, C						0.5	2		
	$V_{CC} = 5.5 V, One$ Outputs open, \overline{OE}		0.06	0.12							
ICCD	$\label{eq:VIN} \begin{array}{c} V_{IN} \leq 0.2 \text{ V or } V_{IN} \\ \hline V_{CC} = 5.25 \text{ V}, \\ \hline \text{Outputs open, } \overline{\text{OE}} \\ \hline V_{IN} \leq 0.2 \text{ V or } V_{IN} \\ \end{array}$					0.06	0.12	mA MH:			

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

¶ This parameter is derived for use in total power-supply calculations.



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

		TEST CONDITION	c	CY	54FCT84	11T	CY	74FCT84	I1T	UNIT
PARAMETER		TEST CONDITION	5	MIN	TYPT	MAX	MIN	түр†	MAX	UNIT
	V _{CC} = 5.5 V,	One bit switching at f ₁ = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$		0.7	1.4				
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
	$\overline{OE} = GND,$ LE = V _{CC}	10 bits switching at $f_1 = 2.5$ MHz at 50% duty cycle	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$		1	3.2				
IC#			V_{IN} = 3.4 V or GND		4.1	13.2				mA
IC	V _{CC} = 5.25 V, Outputs open, OE = GND, LE = V _{CC}	Dutputs open, DE = GND, 10 bits switching	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					0.7	1.4	mA
			V_{IN} = 3.4 V or GND					1	2.4	
			$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					1	3.2	
		at 50% duty cycle	V_{IN} = 3.4 V or GND					4.1	13.2	
C _i					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[#] IC = ICC + Δ ICC × D_H × N_T + I_{CCD} (f₀/2 + f₁ × N₁)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (VIN = 3.4 V)

D_H = Duty cycle for TTL inputs high

 N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

 \parallel Values for these conditions are examples of the I_{CC} formula.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	-		CY54FCT841AT		CY74FCT841AT		CY74FCT841BT		CY74FCT841CT	
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		4		4		4		ns
t _{su}	Setup time, data before LE↑	2.5		2.5		2.5		2.5		ns
t _h	Hold time, data after LE \uparrow	3		2.5		2.5		2.5		ns



switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	TEST LOAD	CY54FC1	841AT	CY74FCT	841AT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Y	CL = 50 pF,	1.5	10	1.5	9	
^t PHL		Ť	$R_{L} = 500 \Omega$	1.5	10	1.5	9	ns
^t PLH	D	Y	C _L = 300 pF,	1.5	15	1.5	13	ns
^t PHL		1	$R_L = 500 \Omega$	1.5	15	1.5	13	115
^t PLH	LE	Y	C _L = 50 pF, R _L = 500 Ω	1.5	13	1.5	12	-
^t PHL		Т		1.5	13	1.5	12	ns
^t PLH	LE	Y	C _L = 300 pF,	1.5	20	1.5	16	
^t PHL		T	$R_L = 500 \Omega$	1.5	20	1.5	16	ns
^t PZH	OE	Y	CL = 50 pF,	1.5	13	1.5	11.5	ns
^t PZL	UE	T	$R_L = 500 \Omega$	1.5	13	1.5	11.5	
^t PZH	OE	Y	C _L = 300 pF,	1.5	25	1.5	23	ns
^t PZL	OE	T	$R_L = 500 \Omega$	1.5	25	1.5	23	115
^t PHZ		Y	CL = 5 pF,	1.5	9	1.5	7	
^t PLZ	OE	Ť	$R_L = 500 \Omega$	1.5	9	1.5	7	ns
^t PHZ		Y	C _L = 50 pF,	1.5	10	1.5	8	200
^t PLZ	OE	$R_{\rm L} = 500 \Omega$		1.5	10	1.5	8	ns

switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETER	FROM	то	TESTIOND	CY74FC1	841BT	CY74FCT	841CT	
PARAMETER	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Y	C _L = 50 pF,	1.5	6.5	1.5	5.5	
^t PHL		ř	$R_{L} = 500 \Omega$	1.5	6.5	1.5	5.5	ns
^t PLH	D	Y	C _L = 50 pF,	1.5	13	1.5	13	ns
^t PHL		I	R _L = 500 Ω	1.5	13	1.5	13	115
^t PLH	LE	Y	C _L = 50 pF,	1.5	8	1.5	6.4	
^t PHL		T	$R_{L} = 500 \Omega$	1.5	8	1.5	6.4	ns
^t PLH	LE	LE Y	C _L = 300 pF,	1.5	15.5	1.5	15	ns
^t PHL		T	$R_L = 500 \Omega$	1.5	15.5	1.5	15	115
^t PZH	OE	Y	C _L = 50 pF,	1.5	8	1.5	6.5	ns
^t PZL	OE	ř	$R_{L} = 500 \Omega$	1.5	8	1.5	6.5	ns
^t PZH	OE	Y	C _L = 300 pF,	1.5	14	1.5	12	ns
^t PZL	ÛE	T	$R_L = 500 \Omega$	1.5	14	1.5	12	115
^t PHZ	OE	Y	C _L = 5 pF,	1.5	6	1.5	5.7	ns
^t PLZ			RL = 500 Ω	1.5	6	1.5	5.7	115
^t PHZ	OE	OF Y	C _L = 50 pF	1.5	7	1.5	6	ns
^t PLZ			$R_{L} = 500 \Omega$,	1.5	7	1.5	6	115



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

12-Jan-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-88575013A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
CY54FCT841ATDMB	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type
CY54FCT841ATLMB	ACTIVE	LCCC	FK	28	1	TBD	Call TI	N / A for Pkg Type
CY74FCT841ATSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841ATSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841ATSOCT	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841ATSOCTE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841BTPC	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT841BTPCE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT841CTQCT	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
CY74FCT841CTQCTE4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
CY74FCT841CTSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841CTSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841CTSOCT	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT841CTSOCTE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



PACKAGE OPTION ADDENDUM

12-Jan-2006

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265