




L6732C

Adjustable Step-Down Controller With Synchronous Rectification

Features

- INPUT VOLTAGE RANGE FROM 1.8V TO 14V
- SUPPLY VOLTAGE RANGE FROM 4.5V TO 14V
- ADJUSTABLE OUTPUT VOLTAGE DOWN TO 0.6V WITH $\pm 0.8\%$ ACCURACY OVER LINE VOLTAGE AND TEMPERATURE (0°C~125°C)
- FIXED FREQUENCY VOLTAGE MODE CONTROL
- T_{ON} LOWER THAN 100ns
- 0% TO 100% DUTY CYCLE
- EXTERNAL INPUT VOLTAGE REFERENCE
- SOFT-START AND INHIBIT
- HIGH CURRENT EMBEDDED DRIVERS
- PREDICTIVE ANTI-CROSS CONDUCTION CONTROL
- PROGRAMMABLE HIGH-SIDE AND LOW-SIDE $R_{DS(ON)}$ SENSE OVER-CURRENT-PROTECTION
- SELECTABLE SWITCHING FREQUENCY 250KHz/500KHz
- PRE-BIAS START UP CAPABILITY
- POWER GOOD OUTPUT
- MASTER/SLAVE SYNCHRONIZATION WITH 180° PHASE SHIFT
- OVER VOLTAGE PROTECTION
- THERMAL SHUT-DOWN
- PACKAGE: HTSSOP16



Applications

- HIGH PERFORMANCE / HIGH DENSITY DC-DC MODULES
- LOW VOLTAGE DISTRIBUTED DC-DC
- niPOL CONVERTERS
- DDR MEMORY SUPPLY
- GRAPHIC CARDS

Order Codes

| Part number | Package | Packing |
|-------------|----------|-------------|
| L6732C | HTSSOP16 | Tube |
| L6732CTR | HTSSOP16 | Tape & Reel |



Contents

| | | |
|----------|--|-----------|
| 1 | Summary Description | 4 |
| 1.1 | Functional Description | 5 |
| 2 | Electrical Data | 6 |
| 2.1 | Maximum Rating | 6 |
| 2.2 | Thermal Data | 6 |
| 3 | Pin Connections and Functions | 7 |
| 4 | Electrical Characteristics | 9 |
| 5 | Device Description | 11 |
| 5.1 | Oscillator | 11 |
| 5.2 | Internal LDO | 11 |
| 5.3 | Bypassing the LDO to avoid the voltage drop with low Vcc | 12 |
| 5.4 | Internal and External references | 12 |
| 5.5 | Error Amplifier | 13 |
| 5.6 | Soft Start | 13 |
| 5.7 | Driver Section | 14 |
| 5.8 | Monitoring and Protections | 15 |
| 5.9 | HICCUP Mode during an OCP | 17 |
| 5.10 | Thermal shutdown | 17 |
| 5.11 | Synchronization | 18 |
| 5.12 | Minimum on-time (TON, MIN) | 19 |
| 5.13 | Bootstrap anti-discharging system | 20 |
| 5.13.1 | Fan's Power Supply | 20 |

| | | |
|----------|--------------------------------------|-----------|
| 6 | Application Details | 21 |
| 6.1 | Inductor Design | 21 |
| 6.2 | Output Capacitors | 22 |
| 6.3 | Input capacitors | 22 |
| 6.4 | Compensation network | 23 |
| 7 | L6732C Demoboard | 25 |
| 7.1 | Description | 25 |
| 8 | Package Mechanical Data | 29 |
| 9 | Revision history | 31 |

1 Summary Description

The controller is an integrated circuit realized in BCD5 (BiCMOS-DMOS, version 5) fabrication that provides complete control logic and protection for high performance step-down DC-DC and niPOL converters.

It is designed to drive N-Channel MOSFETs in a synchronous rectified buck topology. The output voltage of the converter can be precisely regulated down to 600mV with a maximum tolerance of $\pm 0.8\%$ and it is also possible to use an external reference from 0V to 2.5V.


The input voltage can range from 1.8V to 14V, while the supply voltage can range from 4.5V to 14V. High peak current gate drivers provide for fast switching to the external power section, and the output current can be in excess of 20A. The PWM duty cycle can range from 0% to 100% with a minimum on-time ($T_{ON, MIN}$) lower than 100ns making possible conversions with very low duty cycle at high switching frequency. The device provides voltage-mode control that includes a selectable frequency oscillator (250KHz or 500KHz).

The error amplifier features a 10MHz gain-bandwidth-product and 5V/ μ s slew-rate that permits to realize high converter bandwidth for fast transient response. The device monitors the current by using the $R_{DS(ON)}$ of both the high-side and low-side MOSFET(s), eliminating the need for a current sensing resistor and guaranteeing an effective over-current-protection in all the application conditions. When necessary, two different current limit protections can be externally set through two external resistors.

During the soft-start phase a constant current protection is provided while after the soft-start the device enters in hiccup mode in case of over-current. During the soft-start, the sink mode capability is disabled in order to allow a proper start-up also in pre-biased output voltage conditions. After the soft-start the device can sink current. Other features are Power-Good, Master/Slave synchronization (with 180° phase shift), over-voltage-protection, feed-back disconnection and thermal shutdown. The HTSSOP16 package allows the realization of really compact DC/DC converters.

1.1 Functional Description

Figure 1. Block Diagram



2 Electrical Data

2.1 Maximum Rating

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|-------------------------|--|-----------------------------|------|
| V_{CC} | V_{CC} to GND and PGND, OCH, PGOOD | -0.3 to 18 | V |
| $V_{BOOT} - V_{PHASE}$ | Boot Voltage | 0 to 6 | V |
| $V_{HGATE} - V_{PHASE}$ | | 0 to $V_{BOOT} - V_{PHASE}$ | V |
| V_{BOOT} | BOOT | -0.3 to 24 | V |
| V_{PHASE} | PHASE | -1 to 18 | V |
| | PHASE Spike, transient < 50ns ($F_{SW} = 500\text{KHz}$) | -3 | |
| | | +24 | |
| | SS, FB, EAREF, SYNC, OCL, LGATE, COMP, V_{CCDR} | -0.3 to 6 | V |
| OCH Pin | Maximum Withstanding Voltage Range Test Condition: CDF-AEC-Q100-002 "Human Body Model" Acceptance Criteria: "Normal Performance" | ± 1500 | V |
| PGOOD Pin | | ± 1000 | |
| OTHER PINS | | ± 2000 | |

2.2 Thermal Data

Table 2. Thermal data

| Symbol | Description | Value | Unit |
|------------------|---|------------|-----------------------------|
| $R_{thJA}^{(1)}$ | Max. Thermal Resistance Junction to ambient | 50 | $^{\circ}\text{C}/\text{W}$ |
| T_{STG} | Storage temperature range | -40 to 150 | $^{\circ}\text{C}$ |
| T_J | Junction operating temperature range | -40 to 125 | $^{\circ}\text{C}$ |
| T_A | Operative temperature range | -25 ~ +125 | $^{\circ}\text{C}$ |

1. Package mounted on demoboard.

3 Pin Connections and Functions

Figure 2. Pins Connection (Top view)




Table 3. Pin Functions

| Pin n. | Name | Function |
|--------|--------|--|
| 1 | PGOOD | This pin is an open collector output and it is pulled low if the output voltage is not within the specified thresholds (90%-110%). If not used it may be left floating. Pull-up this pin to V_{CCDR} with a 10K resistor to obtain a logical signal. |
| 2 | SYNCH | It is a Master-Slave pin. Two or more devices can be synchronized by simply connecting the SYNCH pins together. The device operating with the highest F_{SW} will be the Master. The Slave devices will operate with 180° phase shift from the Master. The best way to synchronize devices together is to set their FSW at the same value. If it is not used the SYNCH pin can be left floating. |
| 3 | SGND | All the internal references are referred to this pin. |
| 4 | FB | This pin is connected to the error amplifier inverting input. Connect it to V_{OUT} through the compensation network. This pin is also used to sense the output voltage in order to manage the over voltage conditions and the PGood signal. |
| 5 | COMP | This pin is connected to the error amplifier output and is used to compensate the voltage control feedback loop. |
| 6 | SS/INH | The soft-start time is programmed connecting an external capacitor from this pin and GND. The internal current generator forces a current of 10 A through the capacitor. When the voltage at this pin is lower than 0.5V the device is disabled. |

Table 3. Pin Functions

| | | |
|----|------------|--|
| 7 | EAREF | <p>By setting the voltage at this pin is possible to select the internal/external reference and the switching frequency:</p> <p>V_{EAREF} 0-80% of V_{CCDR} -> External Reference/$F_{SW}=250\text{KHz}$</p> <p>$V_{EAREF} = 80\%-95\%$ of V_{CCDR} -> $V_{REF} = 0.6\text{V}/F_{SW}=500\text{KHz}$</p> <p>$V_{EAREF} = 95\%-100\%$ of V_{CCDR} -> $V_{REF} = 0.6\text{V}/F_{SW}=250\text{KHz}$</p> <p>An internal clamp limits the maximum V_{EAREF} at 2.5V (typ.). The device captures the analog value present at this pin at the start-up when V_{CC} meets the UVLO threshold.</p> |
| 8 | OCL | <p>A resistor connected from this pin to ground sets the valley- current-limit. The valley current is sensed through the low-side MOSFET(s). The internal current generator sources a current of 100μA (I_{OCL}) from this pin to ground through the external resistor (R_{OCL}). The over-current threshold is given by the following equation:</p> $I_{VALLEY} = \frac{I_{OCL} \cdot I_{OCL}}{2 \cdot R_{DSONLS}}$ <p>Connecting a capacitor from this pin to GND helps in reducing the noise injected from V_{CC} to the device, but can be a low impedance path for the high-frequency noise related to the GND. Connect a capacitor only to a "clean" GND.</p> |
| 9 | OCH | <p>A resistor connected from this pin and the high-side MOSFET(s) drain sets the peak-current-limit. The peak current is sensed through the high-side MOSFET(s). The internal 100μA current generator (I_{OCH}) sinks a current from the drain through the external resistor (R_{OCH}). The over-current threshold is given by the following equation:</p> $I_{PEAK} = \frac{I_{OCH} \cdot R_{OCH}}{R_{DSONHS}}$ |
| 10 | PHASE | This pin is connected to the source of the high-side MOSFET(s) and provides the return path for the high-side driver. This pin monitors the drop across both the upper and lower MOSFET(s) for the current limit together with OCH and OCL. |
| 11 | HGATE | This pin is connected to the high-side MOSFET(s) gate. |
| 12 | BOOT | Through this pin is supplied the high-side driver. Connect a capacitor from this pin to the PHASE pin and a diode from V_{CCDR} to this pin (cathode versus BOOT). |
| 13 | PGND | This pin has to be connected closely to the low-side MOSFET(s) source in order to reduce the noise injection into the device. |
| 14 | LGATE | This pin is connected to the low-side MOSFET(s) gate. |
| 15 | V_{CCDR} | 5V internally regulated voltage. It is used to supply the internal drivers. Filter it to ground with at least 1 μF ceramic cap. |
| 16 | V_{CC} | Supply voltage pin. The operative supply voltage range is from 4.5V to 14V. |

4 Electrical Characteristics

$V_{CC} = 12V$, $T_A = 25^\circ C$ unless otherwise specified.

Table 4. Electrical Characteristics

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
|--------------------------------------|-------------------------------------|--|-------|------|-------|------|
| V_{CC} Supply Current | | | | | | |
| I _{CC} | V _{CC} Stand By current | OSC = open; SS to GND | | 4.5 | 6.5 | mA |
| | V _{CC} quiescent current | OSC= open; HG = open, LG = open, PH=open | | 8.5 | 10 | |
| Power-ON | | | | | | |
| V _{CC} | Turn-ON V _{CC} threshold | V _{OCH} = 1.7V | 4.0 | 4.2 | 4.4 | V |
| | Turn-OFF V _{CC} threshold | V _{OCH} = 1.7V | 3.6 | 3.8 | 4.0 | V |
| V _{IN OK} | Turn-ON V _{OCH} threshold | | 1.1 | 1.25 | 1.47 | V |
| V _{IN OK} | Turn-OFF V _{OCH} threshold | | 0.9 | 1.05 | 1.27 | V |
| V_{CCDR} Regulation | | | | | | |
| | V _{CCDR} voltage | V _{CC} =5.5V to 14V I _{DR} = 1mA to 100mA | 4.5 | 5 | 5.5 | V |
| Soft Start and Inhibit | | | | | | |
| I _{SS} | Soft Start Current | SS = 2V | 7 | 10 | 13 | μA |
| | | SS = 0 to 0.5V | 20 | 30 | 45 | |
| Oscillator | | | | | | |
| f _{OSC} | Accuracy | | 237 | 250 | 263 | KHz |
| | | | 450 | 500 | 550 | KHz |
| ΔV _{OSC} | Ramp Amplitude | | | 2.1 | | V |
| Output Voltage | | | | | | |
| V _{FB} | Output Voltage | V _{DIS} = 0 to V _{th} | 0.597 | 0.6 | 0.603 | V |

Table 4. Electrical Characteristics

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
|------------------------|---|--|------|-------|------|------------|
| Error Amplifier | | | | | | |
| R_{EAREF} | EAREF Input Resistance | Vs. GND | 70 | 100 | 150 | k Ω |
| I_{FB} | I.I. bias current | $V_{FB} = 0V$ | | 0.290 | 0.5 | μA |
| Ext Ref Clamp | | | 2.3 | | | V |
| V_{OFFSET} | Error amplifier offset | $V_{ref} = 0.6V$ | -5 | | +5 | mV |
| G_V | Open Loop Voltage Gain | Guaranteed by design | | 100 | | dB |
| GBWP | Gain-Bandwidth Product | Guaranteed by design | | 10 | | MHz |
| SR | Slew-Rate | COMP = 10pF Guaranteed by design | | 5 | | V/ μs |
| Gate Drivers | | | | | | |
| R_{HGATE_ON} | High Side Source Resistance | $V_{BOOT} - V_{PHASE} = 5V$ | | 1.7 | | Ω |
| R_{HGATE_OFF} | High Side Sink Resistance | $V_{BOOT} - V_{PHASE} = 5V$ | | 1.12 | | Ω |
| R_{LGATE_ON} | Low Side Source Resistance | $V_{CCDR} = 5V$ | | 1.15 | | Ω |
| R_{LGATE_OFF} | Low Side Sink Resistance | $V_{CCDR} = 5V$ | | 0.6 | | Ω |
| Protections | | | | | | |
| I_{OCH} | OCH Current Source | $V_{OCH} = 1.7V$ | 90 | 100 | 110 | μA |
| I_{OCL} | OCL Current Source | | 90 | 100 | 110 | μA |
| OVP | Over Voltage Trip (V_{FB} / V_{EAREF}) | V_{FB} Rising $V_{EAREF} = 0.6V$ | | 120 | | % |
| | | V_{FB} Falling $V_{EAREF} = 0.6V$ | | 117 | | % |
| Power Good | | | | | | |
| | Upper Threshold (V_{FB} / V_{EAREF}) | V_{FB} Rising | 108 | 110 | 112 | % |
| | Lower Threshold (V_{FB} / V_{EAREF}) | V_{FB} Falling | 88 | 90 | 92 | % |
| V_{PGOOD} | PGOOD Voltage Low | IPGOOD = -5mA | | 0.5 | | V |

Table 5. Thermal Characteristics ($V_{CC} = 12V$)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
|-----------------------|----------------|--------------------------------------|-------|------|-------|------|
| Output Voltage | | | | | | |
| V_{FB} | Output Voltage | $T_J = 0^\circ C \sim 125^\circ C$ | 0.596 | 0.6 | 0.605 | V |
| | | $T_J = -40^\circ C \sim 125^\circ C$ | 0.593 | 0.6 | 0.605 | |

5 Device Description


5.1 Oscillator

The switching frequency can be fixed to two values: 250KHz or 500KHz by setting the proper voltage at the EAREF pin (see [Table 3](#). Pins function and section 4.3 Internal and external reference).

5.2 Internal LDO

An internal LDO supplies the internal circuitry of the device. The input of this stage is the V_{CC} pin and the output (5V) is the V_{CCDR} pin ([Figure 3](#)).

Figure 3. LDO block diagram.




The LDO can be by-passed, providing directly a 5V voltage to V_{CCDR} . In this case V_{CC} and V_{CCDR} pins must be shorted together as shown in [Figure 4](#). V_{CCDR} pin must be filtered with at least $1\mu\text{F}$ capacitor to sustain the internal LDO during the recharge of the bootstrap capacitor. V_{CCDR} also represents a voltage reference for PGOOD pin (see [Table 3](#). Pins Function).

5.3 Bypassing the LDO to avoid the voltage drop with low Vcc

If $V_{CC} \approx 5V$ the internal LDO works in dropout with an output resistance of about 1Ω . The maximum LDO output current is about 100mA and so the output voltage drop is 100mV, to avoid this the LDO can be bypassed.

Figure 4. Bypassing the LDO



5.4 Internal and External references

It is possible to set the internal/external reference and the switching frequency by setting the proper voltage at the EAREF pin. The maximum value of the external reference depends on the V_{CC} : with $V_{CC} = 4V$ the clamp operates at about 2V (typ.), while with V_{CC} greater than 5V the maximum external reference is 2.5V (typ.).

- V_{EAREF} from 0% to 80% of V_{CCDR} -> External reference/Fsw = 250KHz
- V_{EAREF} from 80% to 95% of V_{CCDR} -> $V_{REF} = 0.6V/Fsw = 500KHz$
- V_{EAREF} from 95% to 100% of V_{CCDR} -> $V_{REF} = 0.6V/Fsw = 250KHz$


Providing an external reference from 0V to 450mV the output voltage will be regulated but some restrictions must be considered:

- The minimum OVP threshold is set at 300mV;
- The under-voltage-protection doesn't work;
- The PGOOD signal remains low;

To set the resistor divider it must be considered that a 100K pull-down resistor is integrated into the device (see [Figure 5](#)). Finally it must be taken into account that the voltage at the EAREF pin is captured by the device at the start-up when V_{CC} is about 4V.

5.5 Error Amplifier


Figure 5. Error Amplifier Reference



5.6 Soft Start

When both V_{CC} and V_{IN} are above their turn-ON thresholds (V_{IN} is monitored by the OCH pin) the start-up phase takes place. Otherwise the SS pin is internally shorted to GND. At start-up, a ramp is generated charging the external capacitor C_{SS} with an internal current generator. The initial value for this current is $35\mu A$ and charges the capacitor up to $0.5V$. After that it becomes $10\mu A$ until the final charge value of approximately $4V$ (see Figure 6.). The reference of the error amplifier is clamped with this voltage (V_{SS}) until it reaches the programmed value. The Device can always sink current

Figure 6. Device start-up: Voltage at the SS pin.



If an over current is detected during the soft-start phase, the device provides a constant-current-protection. In this way, in case of short soft-start time and/or small inductor value and/or high output capacitors value and so, in case of high ripple current during the soft-start, the converter can start in any case, limiting the current (see section 4.6 Monitoring and protections) but not entering in HICCUP mode. During normal operation, if any under-voltage is detected on one of the two supplies, the SS pin is internally shorted to GND and so the SS capacitor is rapidly discharged.

5.7 Driver Section


The high-side and low-side drivers allow using different types of power MOSFETs (also multiple MOSFETs to reduce the $R_{DS(ON)}$), maintaining fast switching transitions. The low-side driver is supplied by V_{CCDR} while the high-side driver is supplied by the BOOT pin. A predictive dead time control avoids MOSFETs cross-conduction maintaining very short dead time duration in the range of 20ns. The control monitors the phase node in order to sense the low-side body diode recirculation. If the phase node voltage is less than a certain threshold (-350mV typ.) during the dead time, it will be reduced in the next PWM cycle. The predictive dead time control doesn't work when the high-side body diode is conducting because the phase node doesn't go negative. This situation happens when the converter is sinking current for example and, in this case, an adaptive dead time control operates.

5.8 Monitoring and Protections

The output voltage is monitored by means of pin FB. If it is not within $\pm 10\%$ (typ.) of the programmed value, the Power-Good (PGOOD) output is forced low.


The device provides over-voltage-protection: when the voltage sensed on FB pin reaches a value 20% (typ.) greater than the reference, the low-side driver is turned on as long as the over voltage is detected (see [Figure 7](#)).

Figure 7. OVP



It must be taken into account that there is an electrical network between the output terminal and the FB pin and therefore the voltage at the pin is not a perfect replica of the output voltage. However due to the fact that the converter can sink current, in the most of cases the low-side will turn-on before the output voltage exceeds the over-voltage threshold, because the error amplifier will throw off balance in advance. Even if the device doesn't report an over-voltage, the behavior is the same, because the low-side is turned-on immediately. The following figure shows the device behavior during an over-voltage event. The output voltage rises with a slope of $100\text{mV}/\mu\text{s}$, emulating in this way the breaking of the high-side MOSFET as an over-voltage cause.

Figure 8. OVP: the low-side MOSFET is turned-on in advance.



The device realizes the over-current-protection (OCP) sensing the current both on the high-side MOSFET(s) and the low-side MOSFET(s) and so 2 current limit thresholds can be set (see OCH pin and OCL pin in [Table 3](#). Pins function):

- Peak Current Limit
- Valley Current Limit

The Peak Current Protection is active when the high-side MOSFET(s) is turned on, after a masking time of about 100ns. The valley-current-protection is enabled when the low-side MOSFET(s) is turned on after a masking time of about 400ns. If, when the soft-start phase is completed, an over current event occurs during the on time (peak-current-protection) or during the off time (valley-current-protection) the device enters in HICCUP mode: the high-side and low-side MOSFET(s) are turned off, the soft-start capacitor is discharged with a constant current of 10μA and when the voltage at the SS pin reaches 0.5V the soft-start phase restarts. During the soft-start phase the OCP provides a constant-current-protection. If during the T_{ON} the OCH comparator triggers an over current the high-side MOSFET(s) is immediately turned off (after the masking time and the internal delay) and returned on at the next pwm cycle. The limit of this protection is that the T_{ON} can't be less than masking time plus propagation delay because during the masking time the peak-current-protection is disabled. In case of very hard short circuit, even with this short T_{ON} , the current could escalate. The valley-current-protection is very helpful in this case to limit the current.


If during the off-time the OCL comparator triggers an over current, the high-side MOSFET(s) is not turned on until the current is over the valley-current-limit. This implies that, if it is necessary, some pulses of the high-side MOSFET(s) will be skipped, guaranteeing a maximum current due to the following formula:

$$I_{MAX} = I_{VALLEY} + \frac{V_{in} - V_{out}}{L} \cdot T_{ON,MIN} \quad (4)$$

In constant current protection a current control loop limits the value of the error amplifier output (comp), in order to avoid its saturation and thus recover faster when the output returns in regulation. [Figure 9](#). shows the behaviour of the device during an over current condition that persists also in the soft-start phase.

5.9 HICCUP Mode during an OCP

Figure 9. Constant current and Hiccup Mode during an OCP.



5.10 Thermal shutdown

When the junction temperature reaches $150^{\circ}\text{C} \pm 10^{\circ}\text{C}$ the device enters in thermal shutdown. Both MOSFETs are turned off and the soft-start capacitor is rapidly discharged with an internal switch. The device doesn't restart until the junction temperature goes down to 120°C and, in any case, until the voltage at the soft-start pin reaches 500mV.

5.11 Synchronization

The presence of many converters on the same board can generate beating frequency noise. To avoid this it is important to make them operate at the same switching frequency. Moreover, a phase shift between different modules helps to minimize the RMS current on the common input capacitors. [Figure 10.](#) and [Figure 11.](#) shows the results of two modules in synchronization. Two or more devices can be synchronized simply connecting together the SYNCH pins. The device with the higher switching frequency will be the Master while the other one will be the Slave. The Slave controller will increase its switching frequency reducing the ramp amplitude proportionally and then the modulator gain will be increased.

Figure 10. Synchronization: PWM Signal





Figure 11. Synchronization: Inductor Currents



To avoid a huge variation of the modulator gain, the best way to synchronize two or more devices is to make them work at the same switching frequency and, in any case, the switching frequencies can differ for a maximum of 50% of the lowest one. If, during synchronization between two (or more) L6732C, it's important to know in advance which the master is, it's timely to set its switching frequency at least 15% higher than the slave. Using an external clock signal (f_{EXT}) to synchronize one or more devices that are working at a different switching frequency (f_{SW}) it is recommended to follow the below formula:


$$f_{SW} \leq f_{EXT} \leq 1,3 \cdot f_{SW}$$

The phase shift between master and slaves is approximately 180°.

5.12 Minimum on-time ($T_{ON, MIN}$)

The device can manage minimum on-times lower than 100ns. This feature comes down from the control topology and from the particular over-current-protection system of the L6732C. In fact, in a voltage mode controller the current has not to be sensed to perform the regulation and, in the case of L6732C, neither for the over-current protection, given that during the off-time the valley-current-protection can operate in every case. The first advantage related to this feature is the possibility to realize extremely low conversion ratios. *Figure 12.* shows a conversion from 14V to 0.3V at 500KHz with a T_{ON} of about 50ns.

Figure 12. 14V -> 0.3V@500KHz, 5A



The on-time is limited by the turn-on and turn-off times of the MOSFETs.

5.13 Bootstrap anti-discharging system


This built-in system avoids that the voltage across the bootstrap capacitor becomes less than 3.3V. An internal comparator senses the voltage across the external bootstrap capacitor keeping it charged, eventually turning-on the low-side MOSFET for approximately 200ns. If the bootstrap capacitor is not enough charged the high-side MOSFET cannot be effectively turned-on and it will present a higher $R_{DS(ON)}$. In some cases the OCP can be also triggered. The bootstrap capacitor can be discharged during the soft-start in case of very long soft-start time and light loads. It's also possible to mention one application condition during which the bootstrap capacitor can be discharged:

5.13.1 Fan's Power Supply

In many applications the FAN is a DC MOTOR driven by a voltage-mode DC/DC converter. Often only the speed of the MOTOR is controlled by varying the voltage applied to the input terminal and there's no control on the torque because the current is not directly controlled. In order to vary the MOTOR speed the output voltage of the converter must be varied. The L6732C has a dedicated pin called EAREF (see the related section) that allows providing an external reference to the non-inverting input of the error-amplifier.

In these applications the duty cycle depends on the MOTOR's speed and sometimes 100% has to be set in order to go at the maximum speed. Unfortunately in these conditions the bootstrap capacitor can not be recharged and the system cannot work properly. Some PWM controller limits the maximum duty-cycle to 80-90% in order to keep the bootstrap cap charged but this make worse the performance during the load transient. Thanks to the "bootstrap anti-discharging system" the L6732C can work at 100% without any problem. The following picture shows the device behaviour when input voltage is 5V and 100% is set by the external reference.

Figure 13. 100% DUTY CYCLE OPERATION



6 Application Details


6.1 Inductor Design

The inductance value is defined by a compromise between the transient response time, the efficiency, the cost and the size. The inductor has to be calculated to sustain the output and the input voltage variation to maintain the ripple current (ΔI_L) between 20% and 30% of the maximum output current. The inductance value can be calculated with the following relationship:

$$L \cong \frac{V_{in} - V_{out}}{F_{sw} \cdot \Delta I_L} \cdot \frac{V_{out}}{V_{in}} \quad (6)$$

Where F_{SW} is the switching frequency, V_{IN} is the input voltage and V_{OUT} is the output voltage. [Figure 14](#) shows the ripple current vs. the output voltage for different values of the inductor, with $V_{IN} = 5V$ and $V_{IN} = 12V$ at a switching frequency of 500KHz.

Figure 14. Inductor current ripple.



Increasing the value of the inductance reduces the ripple current but, at the same time, increases the converter response time to a load transient. If the compensation network is well designed, during a load transient the device is able to set the duty cycle to 100% or to 0%. When one of these conditions is reached, the response time is limited by the time required to change the inductor current. During this time the output current is supplied by the output capacitors. Minimizing the response time can minimize the output capacitor size.

6.2 Output Capacitors

The output capacitors are basic components for the fast transient response of the power supply. They depend on the output voltage ripple requirements, as well as any output voltage deviation requirement during a load transient. During a load transient, the output capacitors supply the current to the load or absorb the current stored in the inductor until the converter reacts. In fact, even if the controller recognizes immediately the load transient and sets the duty cycle at 100% or 0%, the current slope is limited by the inductor value. The output voltage has a first drop due to the current variation inside the capacitor (neglecting the effect of the ESL):

$$\Delta V_{out_ESR} = \Delta I_{out} \cdot ESR \quad (7)$$

Moreover, there is an additional drop due to the effective capacitor discharge or charge that is given by the following formulas:

$$\Delta V_{out_COUT} = \frac{\Delta I_{out}^2 \cdot L}{2 \cdot C_{out} \cdot (V_{in, \min} \cdot D_{\max} - V_{out})} \quad (8)$$

$$\Delta V_{out_COUT} = \frac{\Delta I_{out}^2 \cdot L}{2 \cdot C_{out} \cdot V_{out}} \quad (9)$$

Formula (8) is valid in case of positive load transient while the formula (9) is valid in case of negative load transient. D_{MAX} is the maximum duty cycle value that in the L6732C is 100%. For a given inductor value, minimum input voltage, output voltage and maximum load transient, a maximum ESR and a minimum C_{OUT} value can be set. The ESR and C_{OUT} values also affect the static output voltage ripple. In the worst case the output voltage ripple can be calculated with the following formula:

$$\Delta V_{out} = \Delta I_L \cdot \left(ESR + \frac{1}{8 \cdot C_{out} \cdot F_{sw}} \right) \quad (10)$$

Usually the voltage drop due to the ESR is the biggest one while the drop due to the capacitor discharge is almost negligible.

6.3 Input capacitors

The input capacitors have to sustain the RMS current flowing through them, that is:

$$I_{rms} = I_{out} \cdot \sqrt{D \cdot (1 - D)} \quad (11)$$


Where D is the duty cycle. The equation reaches its maximum value, $I_{OUT} / 2$ with $D = 0.5$. The losses in worst case are:

$$P = ESR \cdot (0.5 \cdot I_{out})^2 \quad (12)$$

6.4 Compensation network

The loop is based on a voltage mode control (*Figure 15*). The output voltage is regulated to the internal/external reference voltage and scaled by the external resistor divider. The error amplifier output V_{COMP} is then compared with the oscillator triangular wave to provide a pulse-width modulated (PWM) with an amplitude of V_{IN} at the PHASE node. This waveform is filtered by the output filter. The modulator transfer function is the small signal transfer function of V_{OUT}/V_{COMP} . This function has a double pole at frequency F_{LC} depending on the L- C_{OUT} resonance and a zero at F_{ESR} depending on the output capacitor's ESR. The DC Gain of the modulator is simply the input voltage V_{IN} divided by the peak-to-peak oscillator voltage: V_{OSC} .

Figure 15. Compensation Network



The compensation network consists in the internal error amplifier, the impedance networks Z_{IN} (R3, R4 and C20) and Z_{FB} (R5, C18 and C19). The compensation network has to provide a closed loop transfer function with the highest 0dB crossing frequency to have fastest transient response (but always lower than $f_{sw}/10$) and the highest gain in DC conditions to minimize the load regulation error. A stable control loop has a gain crossing the 0dB axis with -20dB/decade slope and a phase margin greater than 45°. To locate poles and zeroes of the compensation networks, the following suggestions may be used:

- Modulator singularity frequencies:

$$\omega_{LC} = \frac{1}{\sqrt{L \cdot C_{out}}} \quad (13) \quad \omega_{ESR} = \frac{1}{ESR \cdot C_{out}} \quad (14)$$

- Compensation network singularity frequencies:

$$\omega_{p1} = \frac{1}{R_5 \cdot \left(\frac{C_{18} \cdot C_{19}}{C_{18} + C_{19}} \right)} \quad (15) \quad \omega_{p2} = \frac{1}{R_4 \cdot C_{20}} \quad (16)$$


$$\omega_{z1} = \frac{1}{R_5 \cdot C_{19}} \quad (17) \quad \omega_{z2} = \frac{1}{C_{20} \cdot (R_3 + R_4)} \quad (18)$$

- Compensation network design:
 - Put the gain R_5/R_3 in order to obtain the desired converter bandwidth

$$\omega_c = \frac{R_5}{R_3} \cdot \frac{V_{in}}{\Delta V_{osc}} \cdot \omega_{LC} \quad (19)$$

- Place ω_{Z1} before the output filter resonance ω_{LC} ;
- Place ω_{Z2} at the output filter resonance ω_{LC} ;
- Place ω_{P1} at the output capacitor ESR zero ω_{ESR} ;
- Place ω_{P2} at one half of the switching frequency;
- Check the loop gain considering the error amplifier open loop gain.

Figure 16. Asymptotic Bode plot of Converter's open loop gain



7 L6732C Demoboard

7.1 Description

L6732C demoboard realizes in a four layer PCB a step-down DC/DC converter and shows the operation of the device in a general purpose application. The input voltage can range from 4.5V to 14V and the output voltage is at 3.3V. The module can deliver an output current in excess of 20A. The switching frequency is set at 250 KHz (controller free-running F_{SW}) but it can be set to 500KHz acting on the EAREF pin.

Figure 17. Demoboard schematic




Table 6. Demoboard part list

| Reference | Value | Manufacturer | Package | Supplier |
|-----------|-------|--------------|----------|----------|
| R1 | 1kΩ | Neohm | SMD 0603 | IFARCAD |
| R2 | 1kΩ | Neohm | SMD 0603 | IFARCAD |
| R3 | 4K7 | | | |
| R4 | 2k7 | Neohm | SMD 0603 | IFARCAD |
| R5 | 0Ω | Neohm | SMD 0603 | IFARCAD |
| R6 | N.C. | Neohm | SMD 0603 | IFARCAD |
| R7 | 2K | Neohm | SMD 0603 | IFARCAD |
| R8 | 10Ω | Neohm | SMD 0603 | IFARCAD |
| R9 | 1K5 | Neohm | SMD 0603 | IFARCAD |

Table 6. Demoboard part list

| | | | | |
|--------|-----------------|-----------|----------|-------------|
| R10 | 2.2 Ω | Neohm | SMD 0603 | IFARCAD |
| R11 | 2.2 Ω | Neohm | SMD 0603 | IFARCAD |
| R12 | N.C. | Neohm | SMD 0603 | IFARCAD |
| R13 | 10K Ω | Neohm | SMD 0603 | IFARCAD |
| C1 | 4.7nF | Kemet | SMD 0603 | IFARCAD |
| C2 | 47nF | Kemet | SMD 0603 | IFARCAD |
| C3 | 1nF | Kemet | SMD 0603 | IFARCAD |
| C4 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C5 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C6 | N.C. | / | / | / |
| C7 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C8 | 4.7 μ F 20V | AVX | SMA6032 | IFARCAD |
| C9 | 1nF | Kemet | SMD 0603 | IFARCAD |
| C10 | 1 μ F | Kemet | SMD 0603 | IFARCAD |
| C11 | 220nF | Kemet | SMD 0603 | IFARCAD |
| C12-13 | 3X 15 μ F | / | / | ST (TDK) |
| C15 | N.C. | / | / | / |
| C16-19 | 2X 330 μ F | / | / | ST (poscap) |
| L1 | 1.8 μ H | Panasonic | SMD | ST |
| D1 | STPS1L30M | ST | DO216AA | ST |
| D3 | STPS1L30M | ST | DO216AA | ST |
| Q1-Q2 | STS12NH3LL | ST | SO8 | ST |
| Q4-Q5 | STS25NH3LL | ST | SO8 | ST |
| U1 | L6732C | ST | HTSSOP16 | ST |

Table 7. Other inductor manufacturer

| Manufacturer | Series | Inductor Value (μ H) | Saturation Current (A) |
|------------------|-------------------|---------------------------|------------------------|
| WURTH ELEKTRONIC | 744318180 | 1.8 | 20 |
| SUMIDA | CDEP134-2R7MC-H | 2.7 | 15 |
| EPCOS | HPI_13 T640 | 1.4 | 22 |
| TDK | SPM12550T-1R0M220 | 1 | 22 |
| TOKO | FDA1254 | 2.2 | 14 |
| COILTRONICS | HCF1305-1R0 | 1.15 | 22 |
| | HC5-1R0 | 1.3 | 27 |

Table 8. Other capacitor manufacturer

| Manufacturer | Series | Capacitor value(μF) | Rated voltage (V) |
|------------------|----------------|---------------------|-------------------|
| TDK | C4532X5R1E156M | 15 | 25 |
| | C3225X5R0J107M | 100 | 6.3 |
| NIPPON CHEMI-CON | 25PS100MJ12 | 100 | 25 |
| PANASONIC | ECJ4YB0J107M | 100 | 6.3 |

Figure 18. Demoboard efficiency




Figure 19. PCB Layout: Top Layer




Figure 20. PCB Layout: Power Ground Layer




Figure 21. PCB Layout: Signal-Ground Layer





Figure 22. PCB Layout: Bottom Layer




8 Package Mechanical Data

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect . The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Table 9. HTSSOP16 Mechanical Data

| DIM. | mm. | | | inch | | |
|------|------|------|------|-------|--------|--------|
| | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A | | | 1.2 | | | 0.047 |
| A1 | | | 0.15 | | 0.004 | 0.006 |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 |
| b | 0.19 | | 0.30 | 0.007 | | 0.012 |
| c | 0.09 | | 0.20 | 0.004 | | 0.0089 |
| D | 4.9 | 5 | 5.1 | 0.193 | 0.197 | 0.201 |
| D1 | 1.7 | | | 0.067 | | |
| E | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 |
| E1 | 4.3 | 4.4 | 4.5 | 0.169 | 0.173 | 0.177 |
| E2 | 1.5 | | | 0.059 | | |
| e | | 0.65 | | | 0.0256 | |
| K | 0° | | 8° | 0° | | 8° |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |

Figure 23. Package Dimensions



9 Revision history

| Date | Revision | Changes |
|-------------|----------|------------------|
| 12-Dec-2005 | 1 | Initial release. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com