# 3.3V 1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable

The NB100EP223 is a low skew 1-to-22 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are differential HSTL or LVPECL and they are selected by the CLK\_SEL pin which is LVTTL. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable (OE), which is LVTTL, is synchronous ensuring the outputs will only be enabled/disabled when they are already in LOW state (See Figure 7).

The NB100EP223 guarantees low output-to-output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. In any differential output pair, the same bias and termination scheme is required. Unused output pairs should be left unterminated (open) to "reduce power and switching noise as much as possible." Any unused single line of a differential pair should be terminated the same as the used line to maintain balanced loads on the differential driver outputs. The output structure uses an open emitter architecture and will be terminated with 50  $\Omega$  to ground instead of a standard HSTL configuration (See Figure 6). The wide VIHCMR specification allows both pair of CLOCK inputs to accept LVDS levels.

- 100 ps Typical Device-to- Device Skew
- 25 ps Typical Within Device Skew
- HSTL Compatible Outputs Drive 50 Ω to Ground With No Offset Voltage
- Maximum Frequency >500 MHz
- 1 ns Typical Propagation Delay
- LVPECL and HSTL Mode Operating Range: V<sub>CC</sub> = 3 V to 3.6 V with GND = 0 V, V<sub>CCO</sub> = 1.6 V to 2.0 V
- Q Output will Default Low with Inputs Open
- Thermally Enhanced 64-Lead LQFP
- CLOCK Inputs are LVDS-Compatible; Requires External 100 Ω
   LVDS Termination Resistor



http://onsemi.com

#### MARKING DIAGRAM\*



64-LEAD LQFP CASE 848G THERMALLY ENHANCED FA SUFFIX

NB100 EP223 AWLYYWW

= Assembly Location= Wafer Lot


WL = Wafer Lot YY = Year WW = Work Week

\*For additional information, see Application Note AND8002/D

#### **ORDERING INFORMATION**

Device	Package	Shipping
NB100EP223FA	LQFP-64	160 Units/Tray
NB100EP223FAR2	LQFP-64	1500/Tape & Reel





All  $V_{CC}$ ,  $V_{CCO}$ , and GND pins must be externally connected to appropriate Power Supply to guarantee proper operation ( $V_{CC} \neq V_{CCO}$ ). The thermally conductive exposed pad on package bottom (see package case drawing) is electrically connected to GND internally.

Figure 1. 64-Lead LQFP Pinout (Top View)

#### **PIN DESCRIPTION**

HSTL_CLK*, HSTL_CLK** LVPECL_CLK*, LVPECL_CLK** CLK_SEL** OE** Q0-Q21, Q0-Q21 VCC Positive Supply_Core (3.0 V - 3.6 V) Positive Supply_HSTL Outputs(1.6V-20 GND***			
LVPECL_CLK*, LVPECL_CLK**  CLK_SEL**  OE**  Q0-Q21, Q0-Q21  VCC  VCC  LVPECL Differential Inputs  LVCMOS/LVTTL Input CLK Select  LVCMOS/LVTTL Output Enable  HSTL Differential Outputs  Positive Supply_Core (3.0 V - 3.6 V)  Positive Supply_HSTL Outputs(1.6V-2)		CTION	PIN
OE**  Q0-Q21, Q0-Q21  VCC  VCC  LVCMOS/LVTTL Output Enable  HSTL Differential Outputs  Positive Supply_Core (3.0 V - 3.6 V)  Positive Supply_HSTL Outputs(1.6V-2)	nputs	· '	
Q0-Q21, Q0-Q21  VCC  VCC  HSTL Differential Outputs  Positive Supply_Core (3.0 V - 3.6 V)  Positive Supply_HSTL Outputs(1.6V-2)		IOS/LVTTL Input CLK Select	CLK_SEL**
V <sub>CC</sub> Positive Supply_Core (3.0 V - 3.6 V) V <sub>CCO</sub> Positive Supply_HSTL Outputs(1.6V-2)		IOS/LVTTL Output Enable	OE**
V <sub>CCO</sub> Positive Supply_HSTL Outputs(1.6V-2		. Differential Outputs	Q0-Q21, Q0-Q21
		ive Supply_Core (3.0 V - 3.6 V)	V <sub>CC</sub>
GND*** Ground	-2.0V)	ve Supply_HSTL Outputs(1.6V-2.0V)	Vcco
		nd	GND***

#### **FUNCTION TABLE**

OE*	CLK_SEL	Q0-Q21	Q0-Q21
L L H	L H L	L L HSTL_CLK LVPECL_CLK	H H HSTL_CLK LVPECL_CLK

\*The OE (Output Enable) signal is synchronized with the rising edge of the HSTL\_CLK and LVPECL\_CLK signal.

<sup>\*</sup> Pins will default LOW when left open.

<sup>\*\*</sup> Pins will default HIGH when left open.

<sup>\*\*\*</sup>The thermally conductive exposed pad on the bottom of the package is electrically connected to GND internally.




Figure 2. Logic Diagram

# **ATTRIBUTES**

Charac	teristics	Value
Internal Input Pulldown Resiste	or	75 kΩ
Internal Input Pullup Resistor		37.5 kΩ
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 2 kV
Moisture Sensitivity (Note 1)		Level 3
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count		693
Meets or exceeds JEDEC Spe	c EIA/JESD78 IC Latchup Test	

<sup>1.</sup> For additional information, refer to Application Note AND8003/D.

# MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	Core Power Supply	GND = 0 V	V <sub>CCO</sub> = 1.8 V	4	V
V <sub>CCO</sub>	HSTL Output Power Supply	GND = 0 V	V <sub>CC</sub> = 3.3 V	4	V
VI	PECL Mode Input Voltage	GND = 0 V	$V_{I} \leq V_{CC}$	4	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (See Application Information)	0 LFPM 500 LFPM	64 LQFP 64 LQFP	35.6 30	°C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case) (See Application Information)	0 LFPM 500 LFPM	64 LQFP 64 LQFP	3.2 6.4	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

<sup>2.</sup> Maximum Ratings are those values beyond which device damage may occur.

# LVPECL DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$ ; $V_{CCO} = 1.8 \text{ V}$ ; GND = 0 V

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	Power Supply Current V <sub>CC</sub>	82	100	130	82	100	130	82	100	130	mA
$V_{IH}$	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1490		1675	1490		1675	1490		1675	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 3) (Figure 4) LVPECL_CLK/LVPECL_CLK HSTL_CLK/HSTL_CLK	1.2 0.3		3.3 1.6	1.2 0.3		3.3 1.6	1.2 0.3		3.3 1.6	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

3. V<sub>IHCMR</sub> min varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

# LVTTL/LVCMOS DC CHARACTERISTICS $V_{CC}$ = 3.3 V; $V_{CCO}$ = 1.8 V; GND = 0 V

			0°C 25°C		85°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage	2.0			2.0			2.0			V
V <sub>IL</sub>	Input LOW Voltage			0.8			0.8			0.8	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-300		300	-300		300	-300		300	μΑ

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

# **HSTL DC CHARACTERISTICS** $V_{CC} = 3.3 \text{ V}; V_{CCO} = 1.6\text{-}2.0 \text{ V}; \text{ GND} = 0 \text{ V}$

			0°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	1000		1200	1000		1200	1000		1200	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)	0		400	0		400	0		400	mV
V <sub>IH</sub>	Input HIGH Voltage (Differential) HSTL_CLK/HSTL_CLK	V <sub>X</sub> +100		1600	V <sub>X</sub> +100		1600	V <sub>X</sub> +100		1600	mV
V <sub>IL</sub>	Input LOW Voltage (Differential) HSTL_CLK/HSTL_CLK	-300		V <sub>X</sub> -100	-300		V <sub>X</sub> -100	-300		V <sub>X</sub> -100	mV
V <sub>X</sub>	Differential Cross Point Voltage	680		900	680		900	680		900	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-300		300	-300		300	-300		300	μΑ

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

4. All outputs loaded with 50 Ω to GND (See Figure 6).

AC CHARACTERISTICS  $V_{CC}$  = 3.0 V to 3.6 V;  $V_{CCO}$  = 1.6 V to 2.0 V; GND = 0 V (Note 5)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
$V_{Opp}$	Differential Output Voltage (Figure 3) f <sub>out</sub> < 500 MHz	600	750		600	750		600	700		mV
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay (Differential)  LVPECL_CLK to Q  HSTL_CLK to Q	700 800	900 900	1000 1100	750 850	900 950	1100 1200	800 850	1000 1050	1300 1350	ps ps
t <sub>skew</sub>	Within-Device Skew (Note 6) Device-to-Device Skew (Note 7)		25 100	50 250		30 200	65 450		50 250	115 450	ps ps
t <sub>JITTER</sub>	Random Clock Jitter (Figure 3) (RMS)		0.5	2		0.5	2		0.5	2	ps
V <sub>PP</sub>	Input Swing (Differential Mode) (Note 9) (Figure 4) LVPECL, HSTL	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>S</sub>	OE Set Up Time (Note 8)	1.0			1.0			1.0			ns
t <sub>H</sub>	OE Hold Time	0.5			0.5			0.5			ns
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	300	450	700	275	450	700	350	500	750	ps

<sup>5.</sup> Measured with 750 mV (LVPECL) source or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50  $\Omega$  to ground (See Figure 6).

Skew is measured between outputs under identical transitions and conditions on any one device.

<sup>9.</sup> VPP is the differential input voltage swing required to maintain AC characteristics including tPD and device-to-device skew.




Figure 3. Output Frequency (F<sub>OUT</sub>) versus Output Voltage (V<sub>OPP</sub>) and Random Clock Jitter (t<sub>JITTER</sub>)

Device-to-Device skew for identical transitions at identical V<sub>CC</sub> levels.
 OE Set Up Time is defined with respect to the rising edge of the clock. OE High-to-Low transition ensures outputs remain disabled during the next clock cycle. OE Low-to-High transition enables normal operation of the next input clock (See Figure 7).



Figure 4. LVPECL Differential Input Levels




Figure 5. HSTL Differential Input Levels




Figure 6. HSTL Output Termination and AC Test Reference




Figure 7. Output Enable (OE) Timing Diagram

# **Resource Reference of Application Notes**

AN1405 - ECL Clock Distribution Techniques

AND8002 - Marking and Date Codes

AND8009 - ECLinPS Plus Spice I/O Model Kit

AND8020 - Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

#### **APPLICATIONS INFORMATION**

# Using the thermally enhanced package of the NB100EP223

The NB100EP223 uses a thermally enhanced 64-lead LQFP package. The package is molded so that a portion of the leadframe is exposed at the surface of the package bottom side. This exposed metal pad will provide the low thermal impedance that supports the power consumption of the NB100EP223 high-speed bipolar integrated circuit and will ease the power management task for the system design. In multilayer board designs, a thermal land pattern on the printed circuit board and thermal vias are recommended to maximize both the removal of heat from the package and electrical performance of the NB100EP223. The size of the land pattern can be larger, smaller, or even take on a different shape than the exposed pad on the package. However, the solderable area should be at least the same size and shape as the exposed pad on the package. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal conduit. The thermal vias will connect the exposed pad of the package to internal copper planes of the board. The number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern.

The recommended thermal land design for NB100EP223 applications on multi-layer boards comprises a 4  $\times$  4 thermal via array using a 1.2 mm pitch as shown in Figure 8 providing an efficient heat removal path.




Figure 8. Recommended Thermal Land Pattern

The via diameter should be approximately 0.3 mm with 1 oz. copper via barrel plating. Solder wicking inside the via may result in voiding during the solder process and must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will

supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for the exposed pad package is equivalent to standard surface mount packages. Figure 9, "Recommended solder mask openings", shows a recommended solder mask opening with respect to a 4 X 4 thermal via array. Because a large solder mask opening may result in a poor rework release, the opening should be subdivided as shown in Figure 9. For the nominal package standoff of 0.1 mm, a stencil thickness of 5 to 8 mils should be considered.




Figure 9. Recommended Solder Mask Openings

Proper thermal management is critical for reliable system operation. This is especially true for high-fanout and high output drive capability products.

For thermal system analysis and junction temperature calculation the thermal resistance parameters of the package is provided:

Table 1. Thermal Resistance \*

LFPM	θJA °C/W	θJC °C/W
0	35.6	3.2
100	32.8	4.9
500	30.0	6.4


 $^{*}$  Junction to ambient and Junction to board, four-conductor layer test board (2S2P) per JESD 51-8

These recommendations are to be used as a guideline, only. It is therefore recommended that users employ sufficient thermal modeling analysis to assist in applying the general recommendations to their particular application to assure adequate thermal performance. The exposed pad of the NB100EP223 package <u>is</u> electrically shorted to the substrate of the integrated circuit and GND. The thermal land should be electrically connected to GND.

#### PACKAGE DIMENSIONS

#### **LQFP FA SUFFIX** 64-LEAD PACKAGE

CASE 848G-02 **ISSUE A** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MM.
  DATUM PLANE "E" IS LOCATED AT BOTTOM OF
  LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT WHERE THE LEAD EXTISTINE PLASTIC BODY A
  THE BOTTOM OF THE PARTING PLANE.
  DATUM "X", "Y" AND "Z" TO BE DETERMINED AT
  DATUM PLANE DATUM "E".
  DIMENSIONS M AND L TO BE DETERMINED AT
  SEATING PLANE DATUM "T".

- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PROTRUSION. ALLOWABLE PROTRUSION IS IN (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLAND "E". DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL NOT CAUSE THE LEAD
  WIDTH TO EXCEED THE MAXIMUM D DIMENSION BY MORE THAN 0.08 (0.003). DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07
- (0.003).

  8. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	10.00	BSC	0.394	BSC	
В	10.00	BSC	0.394	BSC	
С	1.35	1.45	0.053	0.057	
D	0.17	0.27	0.007	0.011	
F	0.45	0.75	0.018	0.030	
G	0.50	BSC	0.020	BSC	
Н	1.00	REF	0.039	BSC	
J	0.09	0.20	0.004	0.008	
K	0.05	0.15	0.002	0.006	
L	12.00	BSC	0.472	BSC	
M	12.00	BSC	0.472	BSC	
N	0.20		0.008		
P	0 °	7°	0 °	7°	
R	0 °		0 °		
S		1.60		0.063	
٧	11 °	13 °	11 °	13 °	
W	11 °	13 °	11 °	13 °	
AA	0.17	0.23	0.007	0.009	
AB	0.09	0.16	0.004	0.006	
AC	0.08		0.003		
AD	0.08		0.003		
AE	4.50	4.78	0.180 0.1		
AF	4.50	4.78	0.180	0.188	

# **Notes**

http://opcomi.com

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.