

May 2004

LMC8101 Rail-to-Rail Input and Output, 2.7V Op Amp in micro SMD package with Shutdown General Description Features

The LMC8101 is a Rail-to-Rail Input and Output high performance CMOS operational amplifier. The LMC8101 is ideal for low voltage (2.7V to 10V) applications requiring Rail-to-Rail inputs and output. The LMC8101 is supplied in the die sized micro SMD as well as the 8 pin MSOP packages. The micro SMD package requires 75% less board space as compared to the SOT23-5 package. The LMC8101 is an upgrade to the industry standard LMC7101.

The LMC8101 incorporates a simple user controlled methodology for shutdown. This allows ease of use while reducing the total supply current to 1nA typical. This extends battery life where power saving is mandated. The shutdown input threshold can be set relative to either V⁺ or V[−] using the SL pin (see Application Note section for details).

Other enhancements include improved offset voltage limit, three times the output current drive and lower 1/f noise when compared to the industry standard LMC7101 Op Amp. This makes the LMC8101 ideal for use in many battery powered, wireless communication and Industrial applications.

 $V_{\rm s}$ = 2.7V, $T_{\rm A}$ = 25°C, R_L to V⁺/2, Typical values unless specified.

- Rail-to-Rail Inputs
- Rail-to-Rail Output
- Swing Within 35mV of Supplies $(R_L = 2k\Omega)$ ■ Packages Offered: ■ micro SMD package 1.39mm x 1.41mm MSOP package 3.0mm x 4.9mm ■ Low Supply Current <1mA (max) ■ Shutdown Current 1µA (max) Versatile Shutdown feature 10us turn-on **Output Short Circuit Current 10mA**
- Offset Voltage $±5$ mV (max) n Gain-Bandwidth 1MHz ■ Supply Voltage Range 2.7V-10V \blacksquare THD 0.18% ■ Voltage Noise 36 nV

Applications

- Portable Communication (voice, data)
- Cellular Phone Power Amp Control Loop
- **Buffer AMP**
- **Active Filters**
- **Battery Sense**
- **VCO Loop**

LMC8101Rail-to-Rail Input and Output, 2.7V Op Amp $\overline{\mathbf{5}}$ **micro SMD package with Shutdown**

 \sqrt{Hz}

[©](http://pdf.dzsc.com/) [2004](http://pdf.dzsc.com/) [Nationa](http://pdf.dzsc.com/)l Semiconductor Corporation DS101240 www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Junction Temperature(Note 4) +150°C Soldering Information Infrared or Convection (20 sec.) 235°C Wave Soldering (10 sec.) 260°C

Operating Ratings (Note 1)

2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ = 2.7V, V⁻ = 0V, V_{CM} = V_O = V⁺/2 and R_L > 1 MΩ to V⁺/2. **Boldface** limits apply at the temperature extremes.

2.7V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C, V⁺ = 2.7V, V⁻ = 0V, V_{CM} = V_O = V⁺/2 and R_L > 1 MΩ to V⁺/2. **Boldface** limits apply at the temperature extremes.

±5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ =5V, V⁻ = -5V, V_{CM} = V_O = 0V, and R_L > 1 MΩ to gnd. **Boldface** limits apply at the temperature extremes.

LMC8101 LMC8101

±5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ =5V, V[−] = −5V, V_{CM} = V_O = 0V, and R_L > 1 MΩ to gnd. **Boldface** limits apply at the temperature extremes.

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5kΩ in series with 100pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150˚C. Output currents in excess of 40mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the slower of the rising and falling slew rates.

Note 9: Shutdown Turn-on and Turn-off times are defined as the time required for the output to reach 90% and 10%, respectively, of its final peak to peak swing when set for Rail to Rail output swing with a 100KHz sine wave, $2KΩ$ load, and $A_V = +10$.

Note 10: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 11: Short circuit test is a momentary test. See Note 12.

Note 12: Output short circuit duration is infinite for V_S < 6V. Otherwise, extended period output short circuit may damage the device.

Note 13: machine Model, 0Ω in series with 200pF.

Typical Performance Characteristics $V_s = 2.7V$, Single Supply, $V_{\text{CM}} = V^{\text{+}}/2$, $T_A = 25^{\circ}$ C unless specified Gain/Phase vs. Frequency $(R_L = 2k, V_S = \pm 1.35V)$ Gain/Phase vs. Frequency $(R_L = 2k, V_S = \pm 5V)$ 140 35 30 30 l II
Phase .
Phase 20 80 20 80 Gain (dB) Phase (°) Gain (dB) Phase (°) 40° C -40° C 10 40 40 10 Gain $\mathbf 0$ $\mathsf{O}\xspace$ $\mathbf 0$ Gain $\mathbf 0$ 85° C 85^c ١Ċ 100k 1M $2M$ 100k $1M$ $2M$ Frequency (Hz) Frequency (Hz) ¹⁰¹²⁴⁰⁰² ¹⁰¹²⁴⁰⁰¹ Gain vs. Phase for various C_L Gain/Phase vs. Frequency (R_L = Open) $V_{S} = \pm 1.35V$ 80 35 70 Phase ase 30 50 $C_{L} = 200 \text{ pF}$ 50 20 $±5V$ G $= 100 pF$ 80 $\rm \odot$ Gain Gain (dB) Phase (°) Gain (dB) Phase 10 20 ь 40 Gain 10 $\pmb{0}$ 20 $\mathbf 0$ Ω $= 11.35V$ V_S $C_L =$ open $C_1 = 43 \,\text{pF}$ $1k$ $10k$ 1M 2M 300k 100k $1M$ Frequency (Hz) Frequency (Hz) 10124004 10124003 **Unity Gain Frequency vs. Supply Voltage Phase Margin vs. Supply Voltage** 1000 40 $R_1 = 2k$ $R_1 = 2k$ 900 35 Phase Margin (°) -40°C -40° C $\begin{array}{c}\n\overline{x} \\
\overline{x} \\
\overline{x}\n\end{array}$ 25° C 25° c 30 85° C د
پ 85°C 700 25 600 20

10124005 10124006

 12

 14

 $\sqrt{2}$

 $\overline{\mathbf{4}}$

6

 $\bf8$

 $\mathsf{V}_\mathsf{S}\ (\mathsf{V})$

 10

 12

 14

 $\sqrt{2}$

 $\overline{4}$

 $\boldsymbol{6}$

8

 $\mathsf{V}_\mathsf{S}\,\,(\mathsf{V})$

 10

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless specified (Continued)

 $\mathbf 0$ 10 100 100k 1_k $10k$ $1M$ Frequency (Hz)

CMRR vs. Frequency Input Bias Current vs. Common Mode Voltage @ 85˚C

LNC8101 LMC8101

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless

specified (Continued)

Short Circuit Sourcing Current vs. Supply Voltage

Step Response 1% settling time and % overshoot vs.

Undistorted Output Voltage Swing vs. Output Load Resistance

Large Signal Step Response

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless

specified (Continued)

Large Signal Step Response Large Signal Step Response

 $2 \mu s /$ div

 $2 \mu s /$ div

10124020 10124021

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless

specified (Continued)

 0.4

 0.2

 $\pmb{0}$

 $10p$

100p

1000p

Cap Load (F)

 $10n$

 $100n$

 1μ

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless specified (Continued)

Sourcing Current vs. Output Voltage (V_S = 2.7V) Sinking Current vs. Output Voltage (V_S = 2.7V)

Typical Performance Characteristics v_s = 2.7V, Single Supply, V_{CM} = V⁺/2, T_A = 25°C unless

specified (Continued)

100 40 10 Output Current (mA) 0.1 0.01 0.001 0.01 0.1 $\overline{1}$ 10 Output Voltage (V) Ref to V-10124086 10124084

¹⁰¹²⁴⁰⁸⁸ ¹⁰¹²⁴⁰⁹⁰

LMC810-LMC8101

Application Notes

SHUTDOWN FEATURES

The LMC8101 is capable of being turned off in order to conserve power. Once in shutdown, the device supply current is drastically reduced (1µA maximum) and the output will be "Tri-stated".

The shutdown feature of the LMC8101 is designed for flexibility. The threshold level of the SD input can be referenced to either V^- or V^+ by setting the level on the SL input. When the SL input is connected to V⁻, the SD threshold level is referenced to V- and vice versa. This threshold will be about 1.5V from the supply tied to the SL pin. So, for this example, the device will be in shutdown as long as the SD pin voltage is within 1V of V⁻. In order to ensure that the device would not "chatter" between active and shutdown states, hysteresis is built into the SD pin transition (see *Figure 1* for an illustration of this feature). The shutdown threshold and hysteresis level are independent of the supply voltage. *Figure 1* illustration applies equally well to the case when SL is tied to V⁺ and the horizontal axis is referenced to V⁺ instead. The SD pin should not be set within the voltage range from 1.1V to 1.9V of the selected supply voltage since this is a transition region and the device status will be undetermined.

FIGURE 1. Supply Current vs. "SD" Voltage

Table 1, below, summarizes the status of the device when the SL and SD pins are connected directly to V^- or V^+ :

In case shutdown operation is not needed, as can be seen in Table 1, the two pins SL and SD can simply be connected to opposite supply nodes to achieve "Active" operation. The SL and SD should always be tied to a node; if left unconnected, these high impedance inputs will float to an undetermined state and the device status will be undetermined as well.

With the device in shutdown, once "Active" operation is initiated, there will be a finite amount of time required before the device output is settled to its final value. This time is less than 15µs. In addition, there may be some output spike during this time while the device is transitioning into a fully

operational state. Some applications may be sensitive to this output spike and proper precautions should be taken in order to ensure proper operation at all times.

TINY PACKAGE

The LMC8101 is available in the micro SMD package as well the 8 pin MSOP package. The micro SMD package requires approximately 1/4 the board area of a SOT23. This package is less than 1mm in height allowing it to be placed in absolute minimum height clearance areas such as cellular handsets, LCD panels, PCMCIA cards, etc. More information about the micro SMD package can be found at: http:// www.national.com/appinfo/microsmd.

CONVERSION BOARDS

In order to ease the evaluation of tiny packages such as the micro SMD, there is a conversion board (LMC8101CONV) available to board designers. This board converts a micro SMD device into an 8 pin DIP package (see *Figure 2*, Conversion Board Pin out diagram) for easier handling and evaluation. This board can be ordered from National Semiconductor by contacting http://www.national.com .

INCREASED OUTPUT CURRENT

Compared to the LMC7101, the LMC8101 has an improved output stage capable of up to three times larger output sourcing and sinking current. This improvement would allow a larger output voltage swing range compared to the LMC7101 when connected to relatively heavy loads. For lower supply voltages this is an added benefit since it increases the output swing range. For example, the LMC8101 can typically swing 2.5Vpp with 2mA sourcing and sinking output current (Vs = 2.7V) whereas the $LMC7101$ output swing would be limited to 1.9Vpp under the same conditions. Also, compared to the LMC7101 in the SOT23 package, the LMC8101 can dissipate more power because both the MSOP and the micro SMD packages have 40% better heat dissipation capability.

LOWER 1/f NOISE

The dominant input referred noise term for the LMC8101 is the input noise voltage. Input noise current for this device is of no practical significance unless the equivalent resistance it looks into is 5MΩ or higher.

The LMC8101's low frequency noise is significantly lower than that of the LMC7101. For example, at 10Hz, the input referred spot noise voltage density is 85 nV \sqrt{Hz} as compared to about 200nV \sqrt{Hz} for the LMC7101. Over a frequency range of 0.1Hz to 100Hz, the total noise of the LMC8101 will be approximately 60% less than that of the LMC7101.

Application Notes (Continued)

LOWER THD

When connected to heavier loads, the LMC8101 has lower THD compared to the LMC7101. For example, with 5V supply at 10KHz and 2Vpp swing (Av = −2), the LMC8101 THD (0.2%) is 60% less than the LMC7101's. The LMC8101 THD can be kept below 0.1% with 3Vpp at the output for up to 10KHz (refer to the Typical Characteristics Plots).

IMPROVING THE CAP LOAD DRIVE CAPABILITY

This can be accomplished in several ways:

• Output resistive loading increase:

The Phase Margin increases with increasing load (refer to the Typical Characteristics Plots). When driving capacitive loads, stability can generally be improved by allowing some output current to flow through a load. For example, the cap load drive capability can be increased from 8200pF to 16000pF if the output load is increased from 5kΩ to 600Ω $(A_V = +10, 25\%$ overshoot limit, 10V supply).

Ordering Information

• Isolation resistor between output and cap load:

This resistor will isolate the feedback path (where excessive phase shift due to output capacitance can cause instability) from the capacitive load. With a 10V supply, a 100 Ω isolation resistor allows unlimited capacitive load without oscillation compared to only 300pF without this resistor $(A_V = +1)$.

• Higher supply voltage:

Operating the LMC8101 at higher supply voltages allows higher cap load tolerance. At 10V, the LMC8101's low supply voltage cap load limit of 300pF improves to about 600pF (A_v) $= +1$).

Closed loop gain increase:

As with all Op Amps, the capacitive load tolerance of the LMC8101 increases with increasing closed loop gain. In applications where the load is mostly capacitive and the resistive loading is light, stability increases when the LMC8101 is operated at a closed loop gain larger than +1.

 $X_1 = 1.412$ $X_2 = 1.412$ $X_3 = 0.850$

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

Français Tel: +33 (0) 1 41 91 8790

www.national.com