

IS41LV8200A

2M x 8 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

APRIL 2005

FEATURES


- Extended Data-Out (EDO) Page Mode access cycle
- TTL compatible inputs and outputs
- Refresh Interval:
 - 2,048 cycles/32 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- Single power supply: 3.3V ± 10%
- Byte Write and Byte Read operation via two CAS
- Lead-free available

PRODUCT SERIES OVERVIEW

Part No.	Refresh	Voltage
IS41LV8200A	2K	3.3V ± 10%

PIN CONFIGURATION

28 Pin SOJ



DESCRIPTION

The **ISSI IS41LV8200A** is 2,097,152 x 8-bit high-performance CMOS Dynamic Random Access Memory. These devices offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 2,048 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.

These features make the IS41LV8200A ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41LV8200A is packaged in 28-pin 300-mil SOJ with JEDEC standard pinouts.


KEY TIMING PARAMETERS

Parameter	-50	-60	Unit
<u>RAS</u> Access Time (trAC)	50	60	ns
<u>CAS</u> Access Time (tcAC)	14	15	ns
Column Address Access Time (taA)	25	30	ns
EDO Page Mode Cycle Time (tPC)	20	25	ns
Read/Write Cycle Time (tRC)	85	104	ns

PIN DESCRIPTIONS

A0-A10	Address Inputs
I/O0-7	Data Inputs/Outputs
<u>WE</u>	Write Enable
<u>OE</u>	Output Enable
<u>RAS</u>	Row Address Strobe
<u>CAS</u>	Column Address Strobe
VDD	Power
GND	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	CAS	WE	OE	Address	t_{R}/t_{C}	I/O
Standby	H	H	X	X	X		High-Z
Read	L	L	H	L	ROW/COL		D _{OUT}
Write: Word (Early Write)	L	L	L	X	ROW/COL		D _{IN}
Read-Write	L	L	H→L	L→H	ROW/COL		D _{OUT} , D _{IN}
EDO Page-Mode Read	1st Cycle: L	H→L	H	L	ROW/COL		D _{OUT}
	2nd Cycle: L	H→L	H	L	NA/COL		D _{OUT}
EDO Page-Mode Write	1st Cycle: L	H→L	L	X	ROW/COL		D _{IN}
	2nd Cycle: L	H→L	L	X	NA/COL		D _{IN}
EDO Page-Mode Read-Write	1st Cycle: L	H→L	H→L	L→H	ROW/COL		D _{OUT} , D _{IN}
	2nd Cycle: L	H→L	H→L	L→H	NA/COL		D _{OUT} , D _{IN}
Hidden Refresh	Read L→H→L	L	H	L	ROW/COL		D _{OUT}
	Write ⁽¹⁾ L→H→L	L	L	X	ROW/COL		D _{OUT}
RAS-Only Refresh	L	H	X	X	ROW/NA		High-Z
CBR Refresh	H→L	L	X	X	X		High-Z

Note:

1. EARLY WRITE only.

Functional Description

The IS41LV8200A is CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 address bits. These are entered 11 bits (A0-A10) at a time. The row address is latched by the Row Address Strobe (**RAS**). The column address is latched by the Column Address Strobe (**CAS**). **RAS** is used to latch the first nine bits and **CAS** is used the latter ten bits.

Memory Cycle

A memory cycle is initiated by bring **RAS** LOW and it is terminated by returning both **RAS** and **CAS** HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum **trAS** time has expired. A new cycle must not be initiated until the minimum precharge time **trP**, **tCP** has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of **CAS** or **OE**, whichever occurs last, while holding **WE** HIGH. The column address must be held for a minimum time specified by **tar**. Data Out becomes valid only when **trAC**, **tAA**, **tcAC** and **toEA** are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of **CAS** and **WE**, whichever occurs last. The input data must be valid at or before the falling edge of **CAS** or **WE**, whichever occurs last.

Auto Refresh Cycle

To retain data, 2,048 refresh cycles are required in each 32 ms period. There are two ways to refresh the memory:

1. By clocking each of the 2,048 row addresses (A0 through A10) with **RAS** at least once every 32 ms. Any read, write, read-modify-write or **RAS**-only cycle refreshes the addressed row.
2. Using a **CAS**-before-**RAS** refresh cycle. **CAS**-before-**RAS** refresh is activated by the falling edge of **RAS**, while holding **CAS** LOW. In **CAS**-before-**RAS** refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-**RAS** is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the **VDD** supply, an initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a **RAS** signal).

During power-on, it is recommended that **RAS** track with **VDD** or be held at a valid **VIH** to avoid current surges.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters		Rating	Unit
V _T	Voltage on Any Pin Relative to GND	3.3V	−0.5 to +4.6	V
V _{DD}	Supply Voltage	3.3V	−0.5 to +4.6	V
I _{OUT}	Output Current		50	mA
P _D	Power Dissipation		1	W
T _{STG}	Storage Temperature		−55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	3.3V	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	3.3V	2.0	—	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	3.3V	−0.3	—	0.8	V

CAPACITANCE^(1,2)

Symbol	Parameter		Max.	Unit
C _{IN1}	Input Capacitance: A0-A10(A11)		5	pF
C _{IN2}	Input Capacitance: <u>RAS</u> , <u>CAS</u> , <u>WE</u> , <u>OE</u>		7	pF
C _{IO}	Data Input/Output Capacitance: I/O0-I/O3		7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz.

ELECTRICAL CHARACTERISTICS⁽¹⁾

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	V _{DD}	Speed	Min.	Max.	Unit
I _{IL}	Input Leakage Current	Any input 0V ≤ V _{IN} ≤ V _{DD} Other inputs not under test = 0V			-5	5	µA
I _{IO}	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ V _{OUT} ≤ V _{DD}			-5	5	µA
V _{OH}	Output High Voltage Level	I _{OH} = -5.0 mA, V _{DD} = 5V I _{OH} = -2.0 mA, V _{DD} = 3.3V			2.4	—	V
V _{OL}	Output Low Voltage Level	I _{OL} = 4.2 mA, V _{DD} = 5V I _{OL} = 2 mA, V _{DD} = 3.3V			—	0.4	V
I _{CC1}	Standby Current: TTL	<u>RAS</u> , <u>CAS</u> ≥ V _{IH}	3.3V		—	1	mA
I _{CC2}	Standby Current: CMOS	<u>RAS</u> , <u>CAS</u> ≥ V _{DD} - 0.2V	3.3V		—	1	mA
I _{CC3}	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	<u>RAS</u> , <u>CAS</u> , Address Cycling, t _{RC} = t _{RC} (min.)		-50 -60	—	150 140	mA
I _{CC4}	Operating Current: EDO Page Mode ^(2,3,4) Average Power Supply Current	<u>RAS</u> = V _{IL} , <u>CAS</u> ≥ V _{IH} t _{RC} = t _{RC} (min.)		-50 -60	—	150 140	mA
I _{CC5}	Refresh Current: <u>RAS</u> -Only ^(2,3) Average Power Supply Current	<u>RAS</u> Cycling, <u>CAS</u> ≥ V _{IH} t _{RC} = t _{RC} (min.)		-50 -60	—	150 140	mA
I _{CC6}	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	<u>RAS</u> , <u>CAS</u> Cycling t _{RC} = t _{RC} (min.)		-50 -60	—	150 140	mA

Notes:

1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each EDO Page cycle.
5. Enables on-chip refresh and address counters.

AC CHARACTERISTICS^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-50		-60		Units
		Min.	Max.	Min.	Max.	
trC	Random READ or WRITE Cycle Time	85	—	104	—	ns
trAC	Access Time from RAS ^(6, 7)	—	50	—	60	ns
tcAC	Access Time from CAS ^(6, 8, 15)	—	14	—	15	ns
tAA	Access Time from Column-Address ⁽⁶⁾	—	25	—	30	ns
trAS	RAS Pulse Width	50	10K	60	10K	ns
trP	RAS Precharge Time	30	—	40	—	ns
tcAS	CAS Pulse Width ⁽²³⁾	8	10K	10	10K	ns
tcp	CAS Precharge Time ⁽⁹⁾	8	—	15	—	ns
tCSH	CAS Hold Time ⁽²¹⁾	45	—	45	—	ns
trCD	RAS to CAS Delay Time ^(10, 20)	19	37	18	45	ns
tASR	Row-Address Setup Time	0	—	0	—	ns
trAH	Row-Address Hold Time	9	—	10	—	ns
tASC	Column-Address Setup Time ⁽²⁰⁾	0	—	0	—	ns
tCAH	Column-Address Hold Time ⁽²⁰⁾	7	—	10	—	ns
tAR	Column-Address Hold Time (referenced to RAS)	44	—	55	—	ns
trAD	RAS to Column-Address Delay Time ⁽¹¹⁾	14	25	13	30	ns
trAL	Column-Address to RAS Lead Time	25	—	30	—	ns
trPC	RAS to CAS Precharge Time	5	—	5	—	ns
trSH	RAS Hold Time	14	—	13	—	ns
trHCP	RAS Hold Time from CAS Precharge	30	—	35	—	ns
tCLZ	CAS to Output in Low-Z ^(15, 24)	0	—	0	—	ns
tCRP	CAS to RAS Precharge Time ⁽²¹⁾	5	—	5	—	ns
tOD	Output Disable Time ^(19, 24)	5	15	5	15	ns
toE	Output Enable Time ^(15, 16)	—	12	—	15	ns
toED	Output Enable Data Delay (Write)	8	—	13	—	ns
toEHC	OE HIGH Hold Time from CAS HIGH	7	—	7	—	ns
toEP	OE HIGH Pulse Width	8	—	8	—	ns
toES	OE LOW to CAS HIGH Setup Time	5	—	5	—	ns
trCS	Read Command Setup Time ^(17, 20)	0	—	0	—	ns
trRH	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	—	0	—	ns
trCH	Read Command Hold Time (referenced to CAS) ^(12, 17, 21)	0	—	0	—	ns
twCH	Write Command Hold Time ⁽¹⁷⁾	8	—	10	—	ns
twCR	Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾	40	—	50	—	ns
tWP	Write Command Pulse Width ⁽¹⁷⁾	8	—	10	—	ns
tWPZ	WE Pulse Widths to Disable Outputs	7	—	7	—	ns

AC CHARACTERISTICS (Continued)^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-50		-60		Units
		Min.	Max.	Min.	Max.	
trWL	Write Command to <u>RAS</u> Lead Time ⁽¹⁷⁾	13	—	15	—	ns
tcWL	Write Command to <u>CAS</u> Lead Time ^(17, 21)	8	—	10	—	ns
twCS	Write Command Setup Time ^(14, 17, 20)	0	—	0	—	ns
tdHR	Data-in Hold Time (referenced to <u>RAS</u>)	46	—	55	—	ns
tACH	Column-Address Setup Time to <u>CAS</u> Precharge during WRITE Cycle	15	—	15	—	ns
toEH	<u>OE</u> Hold Time from <u>WE</u> during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	—	10	—	ns
tdS	Data-In Setup Time ^(15, 22)	0	—	0	—	ns
tdH	Data-In Hold Time ^(15, 22)	8	—	10	—	ns
trWC	READ-MODIFY-WRITE Cycle Time	108	—	133	—	ns
trWD	<u>RAS</u> to <u>WE</u> Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	64	—	79	—	ns
tcWD	<u>CAS</u> to <u>WE</u> Delay Time ^(14, 20)	25	—	32	—	ns
tAWD	Column-Address to <u>WE</u> Delay Time ⁽¹⁴⁾	37	—	47	—	ns
tpC	EDO Page Mode READ or WRITE Cycle Time	20	—	25	—	ns
trASP	<u>RAS</u> Pulse Width in EDO Page Mode	50	100K	60	100K	ns
tCPA	Access Time from <u>CAS</u> Precharge ⁽¹⁵⁾	—	30	—	32	ns
tPRWC	READ-WRITE Cycle Time ⁽²⁴⁾	59	—	63	—	ns
tCOH	Data Output Hold after <u>CAS</u> LOW	5	—	5	—	ns
toFF	Output Buffer Turn-Off Delay from <u>CAS</u> or <u>RAS</u> ^(13,15,19,24)	0	12	0	15	ns
tWHZ	Output Disable Delay from <u>WE</u>	3	10	3	10	ns
tCSR	<u>CAS</u> Setup Time (CBR REFRESH) ^(20, 25)	10	—	10	—	ns
tCHR	<u>CAS</u> Hold Time (CBR REFRESH) ^(21, 25)	10	—	10	—	ns
tORD	<u>OE</u> Setup Time prior to <u>RAS</u> during HIDDEN REFRESH Cycle	0	—	0	—	ns
tREF	Auto Refresh Period 2,048 Cycles	—	32	—	32	ms
tr	Transition Time (Rise or Fall) ^(2, 3)	2	50	2	50	ns


AC TEST CONDITIONS

Output load: One TTL Load and 50 pF ($V_{DD} = 3.3V \pm 10\%$)Input timing reference levels: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$ ($V_{DD} = 3.3V \pm 10\%$)Output timing reference levels: $V_{OH} = 2.0V$, $V_{OL} = 0.8V$ ($V_{DD} = 3.3V \pm 10\%$)

Notes:

1. An initial pause of 200 μ s is required after power-up followed by eight **RAS** refresh cycle (**RAS**-Only or CBR) before proper device operation is assured. The eight **RAS** cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
2. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) and assume to be 1 ns for all inputs.
3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. If **CAS** and **RAS** = V_{IH} , data output is High-Z.
5. If **CAS** = V_{IL} , data output may contain data from the last valid READ cycle.
6. Measured with a load equivalent to one TTL gate and 50 pF.
7. Assumes that $t_{RCD} \leq t_{RCD}$ (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
8. Assumes that $t_{RCD} \geq t_{RCD}$ (MAX).
9. If **CAS** is LOW at the falling edge of **RAS**, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, **CAS** and **RAS** must be pulsed for t_{CP} .
10. Operation with the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, access time is controlled exclusively by t_{CAC} .
11. Operation within the t_{RAD} (MAX) limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, access time is controlled exclusively by t_{AA} .
12. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
13. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
14. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWG} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If $t_{WCS} \geq t_{WCS}$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (MIN), $t_{AWD} \geq t_{AWD}$ (MIN) and $t_{CWG} \geq t_{CWG}$ (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until **CAS** and **RAS** or **OE** go back to V_{IH}) is indeterminate. **OE** held HIGH and **WE** taken LOW after **CAS** goes LOW result in a LATE WRITE (**OE**-controlled) cycle.
15. Output parameter (I/O) is referenced to corresponding **CAS** input.
16. During a READ cycle, if **OE** is LOW then taken HIGH before **CAS** goes HIGH, I/O goes open. If **OE** is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
17. Write command is defined as **WE** going low.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (**OE** HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if **CAS** remains LOW and **OE** is taken back to LOW after t_{OEH} is met.
19. The I/Os are in open during READ cycles once t_{OD} or t_{OFF} occur.
20. Determined by falling edge of **CAS**.
21. Determined by rising edge of **CAS**.
22. These parameters are referenced to **CAS** leading edge in EARLY WRITE cycles and **WE** leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. **CAS** must meet minimum pulse width.
24. The 3 ns minimum is a parameter guaranteed by design.
25. Enables on-chip refresh and address counters.


READ CYCLE




Note:


1. t_{OFF} is referenced from rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




EARLY WRITE CYCLE (\overline{OE} = DON'T CARE)


EDO-PAGE-MODE READ CYCLE




EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





EDO-PAGE-MODE EARLY-WRITE CYCLE





EDO-PAGE-MODE READ-EARLY-WRITE CYCLE



AC WAVEFORMS

READ CYCLE (With \overline{WE} -Controlled Disable)RAS-ONLY REFRESH CYCLE (\overline{OE} , \overline{WE} = DON'T CARE)

CBR REFRESH CYCLE (Addresses; \overline{WE} , \overline{OE} = DON'T CARE)**HIDDEN REFRESH CYCLE⁽¹⁾** (\overline{WE} = HIGH; \overline{OE} = LOW)


ORDERING INFORMATION**Voltage: 3.3V**

Speed(ns)	Order Part No.	Package
50	IS41LV8200A-50J	300-mil SOJ
50	IS41LV8200A-50JL	300-mil SOJ, Lead-free
60	IS41LV8200A-60J	300-mil SOJ
60	IS41LV8200A-60JL	300-mil SOJ, Lead-free

PACKAGING INFORMATION

300-mil Plastic SOJ

Package Code: J



	MILLIMETERS			INCHES		
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.
N0.						
Leads	24/26					
A	—	—	3.56	—	—	0.140
A1	0.64	—	—	0.025	—	—
A2	2.41	—	2.67	0.095	—	0.105
b	0.41	—	0.51	0.016	—	0.020
B	0.66	—	0.81	0.026	—	0.032
C	0.20	—	0.25	0.008	—	0.010
D	17.02	—	17.27	0.670	—	0.680
E	8.26	—	8.76	0.325	—	0.345
E1	7.49	—	7.75	0.295	—	0.305
E2	6.27	—	7.29	0.247	—	0.287
e	1.27 BSC			0.050 BSC		

Notes:

1. Controlling dimension: inches, unless otherwise specified.
2. BSC = Basic lead spacing between centers.
3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

PACKAGING INFORMATION

ISSI[®]

300-mil Plastic SOJ
Package Code: J

MILLIMETERS				INCHES			
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.	
N0.							
Leads	28						
A	—	—	3.56	—	—	0.140	
A1	0.64	—	—	0.025	—	—	
A2	2.41	—	2.67	0.095	—	0.105	
b	0.41	—	0.51	0.016	—	0.020	
B	0.66	—	0.81	0.026	—	0.032	
C	0.20	—	0.25	0.008	—	0.010	
D	18.29	—	18.54	0.720	—	0.730	
E	8.26	—	8.76	0.325	—	0.345	
E1	7.49	—	7.75	0.295	—	0.305	
E2	6.27	—	7.29	0.247	—	0.287	
e	1.27 BSC			0.050 BSC			

MILLIMETERS				INCHES			
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.	
N0.							
Leads	32						
A	—	—	3.56	—	—	0.140	
A1	0.64	—	—	0.025	—	—	
A2	2.41	—	2.67	0.095	—	0.105	
b	0.41	—	0.51	0.016	—	0.020	
B	0.66	—	0.81	0.026	—	0.032	
C	0.20	—	0.25	0.008	—	0.010	
D	20.83	—	21.08	0.820	—	0.830	
E	8.26	—	8.76	0.325	—	0.345	
E1	7.49	—	7.75	0.295	—	0.305	
E2	6.27	—	7.29	0.247	—	0.287	
e	1.27 BSC			0.050 BSC			