## PCI Hot Plug Controller

The HIP1011B，the third product in the HIP1011 family，is an electronic circuit breaker that monitors，reports and protects circuits from excessive load currents．As a pin－for－pin drop－in alternative offering similar functionality to the widely used HIP1011，the HIP1011B is compatible with CompactPCI peripheral boards and PCI Hot Plug systems where voltage ＂health＂monitoring and reporting are centralized by the system controller IC．The HIP1011B does not monitor nor respond to under voltage conditions thus making control of a wide range of voltages possible．

The HIP1011B creates a small and simple yet complete power control solution to control the four independent supplies（ $+5 \mathrm{~V},+3.3 \mathrm{~V},+12 \mathrm{~V}$ ，and -12 V ）found in PCl and CompactPCI systems．For the +12 V and -12 V supplies， overcurrent protection is provided internally with integrated current sensing FET switches．For the +5 V and +3.3 V supplies，overcurrent protection is provided by sensing the voltage across the external current－sense resistors．The PWRON input controls the state of both internal and external switches．During an overcurrent condition on any output，all MOSFETs are latched－off and a LOW（ 0 V ）is asserted on the FLTN output．The FLTN latch is cleared when the PWRON input is toggled low again．During initial power－up of the main $\mathrm{V}_{\mathrm{CC}}$ supply $(+12 \mathrm{~V})$ ，the PWRON input is inhibited from turning on the switches，and the latch is held in the Reset state until the $\mathrm{V}_{\mathrm{CC}}$ input is greater than 10 V ．

User programmability of the overcurrent threshold，response time and turn－on slew rate is provided．A resistor connected to the OCSET pin programs the overcurrent thresholds．A capacitor may be added to the FLTN pin to adjust the fault reporting and power－supply latch－off response times after an over－current event．Capacitors connected to the gate pins determine the turn－on rate．

## Ordering Information

| PART NUMBER | TEMP．RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG． <br> DWG．\＃ |
| :--- | :---: | :--- | :--- |
| HIP1011BCB | 0 to 70 | 16 Ld SOIC | M16．15 |
| HIP1011BCB－T | 0 to 70 | Tape and Reel |  |
| HIP1011BCBZA <br> （See Note） | 0 to 70 | 16 Ld SOIC <br> （Pb－free） | M16．15 |
| HIP1011BCBZA－T <br> （See Note） | 0 to 70 | Tape and Reel（Pb－free） |  |

NOTE：Intersil Pb－free products employ special Pb－free material sets； molding compounds／die attach materials and $100 \%$ matte tin plate termination finish，which are RoHS compliant and compatible with both SnPb and Pb －free soldering operations．Intersil Pb －free products are M．SL classified at Pb－free peak reflow temperatures that meet or weed the Pb －free requirements of IPC／JEDEC J STD－020C．

## Features

－Allows for System Centralized Voltage Monitoring
－Adjustable Delay to Fault Notification and Latch－Off
－Controls Four Supplies：$+5 \mathrm{~V},+3.3 \mathrm{~V},+12 \mathrm{~V}$ ，and -12 V
－Internal MOSFET Switches for +12 V and -12 V Outputs
－$\mu \mathrm{P}$ Interface for On／Off Control and Fault Reporting
－Adjustable Overcurrent Protection for All Supplies
－Provides Overcurrent Fault Isolation
－Adjustable Turn－On Slew Rate
－Minimum Parts Count Solution
－No Charge Pump
－Pb－Free Available（RoHS Compliant）

## Applications

－PCI Hot Plug
－CompactPCI
Pinout


## Typical Application



## Simplified Schematic



## Pin Descriptions

| PIN | DESIGNATOR | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | M12VIN | -12V Input | -12V Supply Input. Also provides power to the -12V overcurrent circuitry. |
| 2 | FLTN | Fault Output | 5 V CMOS Fault Output; LOW = FAULT. A capacitor may be placed from this pin to ground to provide delay time to fault notification and power supply latch-off. |
| 3 | 3V5VG | 3.3V/5V Gate Output | Drive the Gates of the 3.3V and 5V MOSFETs. Connect a capacitor to ground to set the startup ramp. During turn on, this capacitor is charged with a $25 \mu \mathrm{~A}$ current source. |
| 4 | $\mathrm{V}_{\mathrm{CC}}$ | $12 \mathrm{~V} \mathrm{~V}_{\text {CC }}$ Input | Connect to unswitched 12V supply. |
| 5 | $12 \mathrm{~V}_{\text {IN }}$ | 12V Input | Switched 12V supply input. |
| 6 | 3VISEN | 3.3V Current Sense | Connect to the load side of the current sense resistor in series with source of external 3.3 V MOSFET. This pin tied to GND when FET switch outputs disabled. |
| 7 | 3VS | 3.3V Source | Connect to Source of 3.3V MOSFET. This connection along with pin 6 (3VISEN) senses the voltage drop across the sense resistor. |
| 8 | OCSET | Overcurrent Set | Connect a resistor from this pin to ground to set the overcurrent trip point of all four switches. All four over current trips can be programmed by changing the value of this resistor. The default $(6.04 \mathrm{k} \Omega, 1 \%)$ is compatible with the maximum allowable currents as outlined in the PCl specification. |
| 9 | PWRON | Power On Control | Controls all Four Switches. High to Turn Switches ON, Low to turn them OFF. |
| 10 | 5VS | 5 V Source | Connect to Source of 5V MOSFET Switch. This connection along with pin 11 (5VISEN) senses the voltage drop across the sense resistor. |
| 11 | 5VISEN | 5V Current Sense | Connect to the load side of the current sense resistor in series with source of external 5V MOSFET. This pin tied to GND when FET switch outputs disabled. |
| 12 | 12 VO | Switched 12V Output | Switched 12V output. This pin tied to GND when FET switch outputs disabled. |
| 13 | GND | Ground | Connect to common of power supplies. |
| 14 | 12VG | Gate of Internal PMOS | Connect a capacitor between 12 VG and 12 VO to set the start up ramp for the +12 V supply. This capacitor is charged with a $25 \mu \mathrm{~A}$ current source during start-up. |
| 15 | M12VG | Gate of Internal NMOS | Connect a capacitor between M12VG and M12VO to set the start-up ramp for the M12V supply. This capacitor is charged with $25 \mu \mathrm{~A}$ during start-up. |
| 16 | M12VO | Switched -12V Output | Switched 12V Output. This pin tied to GND when FET switch outputs disabled. |

## HIP1011B

## Absolute Maximum Ratings

| $\mathrm{V}_{\text {CC }}, 12 \mathrm{VIN}$ | 5V to +14.0V |
| :---: | :---: |
| 12 VO | -0.5 V to $\mathrm{V} 12 \mathrm{~V} \mathrm{IN}+0.5 \mathrm{~V}$ |
| 12VO, 12VG, 3V5VG | ... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| M12VIN | . . . -15.0V to + 0.5 V |
| M12VO, M12VG | $\mathrm{V}_{\mathrm{M} 12 \mathrm{VIN}}-0.5 \mathrm{~V}$ to +0.5 V |
| 3VISEN, 5VISEN . | -0.5 V to the lesser of $\mathrm{V}_{\mathrm{CC}}$ or +7.0 V |
| Voltage, Any Other Pin. | -0.5 V to +7.0 V |
| 12VO Output Current. |  |
| M12VO Output Current |  |
| ESD Classification . | 4 KeV (HBM) |

## Operating Conditions

| VCC Supply Voltage Range. | +13.2V |
| :---: | :---: |
| 12VO Output Current. | 0 to +0.5 A |
| M12VO Output Current | 0 to +0.1 A |
| Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Thermal Information
Thermal Resistance (Typical, Note 1) ..... $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
SOIC Package ..... 68
Maximum Junction Temperature ..... $125^{\circ} \mathrm{C}$
Maximum Storage Temperature Range ..... $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) ..... $300^{\circ} \mathrm{C}$(SOIC - Lead Tips Only)
Die Characteristics
Number of Transistors ..... 250

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. All voltages are relative to GND, unless otherwise specified.

Electrical Specifications Nominal 5 V and 3.3V Input Supply Voltages,
$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{VIN}=12 \mathrm{~V}, \mathrm{M} 12 \mathrm{VIN}=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5V/3.3V SUPPLY CONTROL |  |  |  |  |  |  |
| 5V Overcurrent Threshold | loc5v | See Figure 1, Typical Application | - | 8 | - | A |
| 5V Overcurrent Threshold Voltage | VOC5V_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 30 | 36 | 42 | mV |
| 5V Overcurrent Threshold Voltage | VOC5V_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 66 | 72 | 79 | mV |
| 5V Turn-On Time (PWRON High to $5 \mathrm{VOUT}=4.75 \mathrm{~V}$ ) | ton5v | $\begin{aligned} & \mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VG}}=0.022 \mu \mathrm{~F}, \mathrm{C}_{5 \mathrm{VOUT}}=2000 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{L}}=1 \Omega \end{aligned}$ | - | 6.5 | - | ms |
| 5VS Input Bias Current | $1 \mathrm{~B}_{5 \mathrm{VS}}$ | PWRON = High | -40 | -26 | -20 | $\mu \mathrm{A}$ |
| 5VISEN Input Bias Current | IB5VISEN | PWRON = High | -160 | -140 | -110 | $\mu \mathrm{A}$ |
| 3V Overcurrent Threshold | loc3v | See Figure 1, Typical Application |  | 10 |  | A |
| 3V Overcurrent Threshold Voltage | VOC3V_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 42 | 49 | 56 | mV |
| 3V Overcurrent Threshold Voltage | VOC3V_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 88 | 95 | 102 | mV |
| 3V Turn-On Time <br> (PWRON High to $3 \mathrm{VOUT}=3.00 \mathrm{~V}$ ) | ton3v | $\begin{aligned} & \mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VG}}=0.022 \mu \mathrm{~F}, \mathrm{C}_{\text {3VOUT }}=2000 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{L}}=0.43 \Omega \end{aligned}$ | - | 6.5 | - | ms |
| 3VS Input Bias Current | $1 B_{3 V S}$ | PWRON = High | -40 | -26 | -20 | $\mu \mathrm{A}$ |
| 3VISEN Input Bias Current | $1 B_{\text {3VISEN }}$ | PWRON = High | -160 | -140 | -110 | $\mu \mathrm{A}$ |
| 3 V VG V ${ }_{\text {OUT }}$ High | VOUT_HI_35VG | 3 V VG IOUT $=5 \mu \mathrm{~A}$ | 11 | 11.7 | - | V |
| Gate Output Charge Current | $1 \mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VG}}$ | PWRON $=$ High, $\mathrm{V}_{3} \mathrm{~V} 5 \mathrm{VG}=2 \mathrm{~V}$ | 22.5 | 25.0 | 27.5 | $\mu \mathrm{A}$ |
| Gate Turn-On Time (PWRON High to $3 \mathrm{~V} 5 \mathrm{VG}=11 \mathrm{~V}$ ) | ton3V5V | $\mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VG}}=0.1 \mu \mathrm{~F}$ | - | 280 | 500 | $\mu \mathrm{S}$ |
| Gate Turn-Off Time | toff3V5V | $\mathrm{C}_{3} \mathrm{~V} 5 \mathrm{VG}=0.1 \mu \mathrm{~F}, 3 \mathrm{~V} 5 \mathrm{VG}$ from 9.5V to 1V | - | 13 | 17 | $\mu \mathrm{S}$ |
| Gate Turn-Off Time |  | $\mathrm{C}_{3} \mathrm{~V} 5 \mathrm{VG}=0.022 \mu \mathrm{~F}, 3 \mathrm{~V} 5 \mathrm{VG}$ Falling $90 \%$ to $10 \%$ | - | 2 | - | $\mu \mathrm{S}$ |

Electrical Specifications Nominal 5 V and 3.3 V Input Supply Voltages,
$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{VIN}=12 \mathrm{~V}, \mathrm{M} 12 \mathrm{VIN}=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +12V SUPPLY CONTROL |  |  |  |  |  |  |
| On Resistance of Internal PMOS | ${ }^{\text {r DS(ON) }}$ 12 | PWRON $=$ High, $\mathrm{I}_{\mathrm{D}}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | 0.18 | 0.3 | 0.35 | $\Omega$ |
| Overcurrent Threshold | loc12v_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 0.6 | 0.75 | 0.9 | A |
| Overcurrent Threshold | loc12v_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 1.25 | 1.50 | 1.8 | A |
| Gate Charge Current | $\mathrm{IC}_{12 \mathrm{VGG}}$ | $\mathrm{PWRON}=$ High, $\mathrm{V}_{12 \mathrm{VG}}=3 \mathrm{~V}$ | 22.5 | 25 | 28.5 | $\mu \mathrm{A}$ |
| Turn-On Time (PWRON High to $12 \mathrm{VG}=1 \mathrm{~V}$ ) | ton12V | $\mathrm{C}_{12 \mathrm{VGG}}=0.022 \mu \mathrm{~F}$ | - | 16 | 20 | ms |
| Turn-Off Time | toff12V | $\mathrm{C}_{12 \mathrm{VG}}=0.1 \mu \mathrm{~F}, 12 \mathrm{VG}$ | - | 9 | 12 | $\mu \mathrm{S}$ |
| Turn-Off Time |  | $C_{12 V G}=0.022 \mu \mathrm{~F}, 12 \mathrm{VG}$ Rising $10 \%-90 \%$ | - | 3 | - | $\mu \mathrm{S}$ |
| -12V SUPPLY CONTROL |  |  |  |  |  |  |
| On Resistance of Internal NMOS | $r^{\text {rDS(ON)M12 }}$ | PWRON = High, $\mathrm{I}_{\mathrm{D}}=0.1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | 0.5 | 0.7 | 0.9 | $\Omega$ |
| Overcurrent Threshold | loc12V_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 0.15 | 0.18 | 0.25 | A |
| Overcurrent Threshold | loc12V_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 0.30 | 0.37 | 0.50 | A |
| Gate Output Charge Current | $\mathrm{IC}_{\mathrm{M12VG}}$ | PWRON $=$ High, $\mathrm{V}_{3} \mathrm{VG}=-4 \mathrm{~V}$ | 22.5 | 25 | 28.5 | $\mu \mathrm{A}$ |
| Turn-On Time (PWRON High to $\mathrm{M} 12 \mathrm{VG}=-1 \mathrm{~V}$ ) | tonm12V | $\mathrm{C}_{\text {M12VG }}=0.022 \mu \mathrm{~F}$ | - | 160 | 300 | $\mu \mathrm{S}$ |
| Turn-On Time (PWRON High to $\mathrm{M} 12 \mathrm{VO}=-10.8 \mathrm{~V}$ ) | tonm12V | $\mathrm{C}_{\mathrm{M} 12 \mathrm{VG}}=0.022 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{M} 12 \mathrm{VO}}=50 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=120 \Omega$ | - | 16 | - | ms |
| Turn-Off Time | toffm12V | $\mathrm{C}_{\mathrm{M} 12 \mathrm{VG}}=0.1 \mu \mathrm{~F}, \mathrm{M} 12 \mathrm{VG}$ | - | 18 | 23 | $\mu \mathrm{s}$ |
| Turn-Off Time |  | $\mathrm{C}_{\text {M12VG }}=0.022 \mu \mathrm{~F}, \mathrm{M} 12 \mathrm{VG}$ Falling $90 \%$ to $10 \%$ | - | 3 | - | $\mu \mathrm{S}$ |
| M12VIN Input Bias Current | $\mathrm{IB}_{\mathrm{M} 12 \mathrm{VIN}}$ | PWRON = High | - | 2 | 2.6 | mA |
| CONTROL I/O PINS |  |  |  |  |  |  |
| Supply Current | Ivcc |  | 4 | 5 | 5.8 | mA |
| OCSET Current | locset |  | 95 | 100 | 105 | $\mu \mathrm{A}$ |
| Overcurrent Fault Response Time | toc |  | - | 500 | 960 | ns |
| PWRON Threshold Voltage | $\mathrm{V}_{\text {THPWRON }}$ |  | 0.8 | 1.6 | 2.1 | V |
| FLTN Output Low Voltage | $\mathrm{V}_{\mathrm{FLTN}, \mathrm{OL}}$ | $\mathrm{I}_{\text {FLTN }}=2 \mathrm{~mA}$ | - | 0.6 | 0.9 | V |
| FLTN Output High Voltage | $\mathrm{V}_{\mathrm{FLTN}, \mathrm{OH}}$ | $\mathrm{I}_{\text {FLTN }}=0$ to -4 mA | 3.9 | 4.3 | 4.9 | V |
| FLTN Output Latch Threshold | $V_{\text {FLTN,TH }}$ |  | 1.45 | 1.8 | 2.25 | V |
| 12V Power On Reset Threshold | $V_{\text {POR,TH }}$ | $\mathrm{V}_{\text {CC }}$ Voltage Falling | 8.7 | 9.4 | 9.9 | V |

Typical Performance Curves


FIGURE 1. ron vs TEMPERATURE


FIGURE 3. OCSET CURRENT vs TEMPERATURE

## Adjusting the Fault Reporting and Power Supply Latch-Off Delay Times

Figure 5 illustrates the relationship between the FLTN signal and the gate drive outputs. Duration a, indicates the time between FLTN starting to transition from High to Low, (indicating a fault has occurred) and the start of the gate drive outputs latching off. The latch-off is initiated by the falling FLTN signal reaching the output latch threshold voltage, VFLTN, TH. For additional details and wave forms see HIP1011A Data Sheet FN4631. Table 1 illustrates the effect of the FLTN capacitor on the response times.

TABLE 1. RESPONSE TIME TABLE

|  | $\mathbf{0 . 0 0 1} \mu \mathbf{F}$ | $\mathbf{0 . 1} \mu \mathbf{F}$ | $\mathbf{1 0} \mu \mathbf{F}$ |
| :--- | :---: | :---: | :---: |
| 3V5VG Response $\mathbf{a}$ | $0.85 \mu \mathrm{~s}$ | $37 \mu \mathrm{~s}$ | 3.8 ms |



FIGURE 2. OC VTH vs TEMPERATURE (VROCSET $=1.21 \mathrm{~V}$ )


FIGURE 4. $V_{\text {Cc }}$ POWER ON RESET VTH vs TEMPERATURE


FIGURE 5. TIMING DIAGRAM

## Applications

## Implementing the HIP1011B in the CompactPCI Hot Swap Application

This application offers to the CompactPCI peripheral board designer programmable Over Current (OC) protection, programmable delays to latch off, and soft start ramp turn on for all four supplies with simultaneous latch off upon OC fault detection.

Figure 6 illustrates the HIP1011EVAL2 evaluation board for CompactPCI Hot Swap implementation. The shaded components are the external components necessary to accomplish both controlled power up and turn-on. For minimum PCB area single gate logic can be used.

## Insertion Sequence

Because of the staggered pin lengths in the CompactPCI connector, as the board is inserted into the slot, the ground bus plane is connected first via the longest pins referencing the HIP1011B by way of the PWRON, OCSET and GND pins through R4 and R3. Additionally the three-state driver, U1 address line is referenced through R6.

Subsequently the medium length pins engage to connect the $+3.3 \mathrm{~V},+5 \mathrm{~V},+12 \mathrm{~V},-12 \mathrm{~V}$ lines to the inputs, activating the HIP1011B, and the 2 logic devices, U1 and U2. At this time the HIP1011B is in control holding off all the MOSFET switches, as

PWRON is being held low. With the logic devices powered the inverter U2 input is pulled high putting a low on the three-state driver U1 input which is passed through to the PWRON pin.

Upon complete insertion the shortest length pin, "board present" which is tied to ground on the backplane finally contacts the inverter input. The inverter output pulls high turning on the HIP1011B through U1 thus, the board is fully powered on only upon complete insertion.

## Fault Reset

If an overcurrent condition is detected on the board by the HIP1011B the FLTN signal transitions low, once the $\mathrm{V}_{\text {FLTN,TH }}$ is reached all the switches are simultaneously switched off protecting the system, the board and its components. The system controller is notified of the fault occurrence by the FLTN signal.

Reset of the faulted card is accomplished by a positive pulse on the three-state $\overline{\mathrm{Oe}}$ input. The pulse puts U1 output into a high Z state allowing R4 to pull the HIP1011B PWRON pin low, resetting the HIP1011B. The HIP1011B switches turn back on when $\mathrm{U} 1 \overline{\mathrm{oe}}$ input returns to a low state resulting in PWRON going high. The reset pulse can be generated by either the system restart/reset to the master board or from the master system board to any of the peripheral boards in the system.


FIGURE 6. HIP1011B CompactPCI APPLICATION CIRCUIT
NOTES:
3. Each test point (TP) on HIP1011EVAL2 refers to device pin number.
4. SIGNAL_GND, SHIELD_GND and SHORTPIN_GND can be jumpered together for ease of evaluation.
5. HIP1011B devices can be placed into HIP1011EVAL2 board for evaluation or contact INTERSIL for a HIP1011B equipped evaluation board.

## HIP1011 Split Load Application

All of the members of the HIP1011 family, including the HIP1011B, can be used in an application where two electrically isolated loads are to be powered from a common bus. This may occur in a system that has a power management feature controlled by a system controller IC invoking a sleep or standby state. Thus one load can be shut down while maintaining power to a second isolated circuit. The circuit shown in Figure 7 shows the external FETs, and sense resistor configuration for the 3.3 V and/or 5 V load that has such a requirement. The HIP1011 is represented by pin names in rectangles. Q1 and Q2 are the N-Channel FETs for each load on this rail, these are sized appropriately for each load. R1 and R2 are needed to pull down the supply slot pins or load when slot power is disabled as the load discharge FETs (Q3) on the VISEN pins are no longer attached to the load. When power is turned off to the load these ( $\sim 100 \Omega$ ) FETs turn on, thus some low current, $(10 \mathrm{~mA})$ continues to be drawn from the supply in addition to the sleep load current resulting in a $4^{\circ} \mathrm{C}$ die temperature rise.


FIGURE 7. SPLIT LOAD CIRCUIT

## HIP1011 High Power Circuit

Instances occur when a noncompliant card is designed for use in a PCI environment. Although the HIP1011 family has proven to be very design flexible, controlling high power +12 V supplies requires special attention. This is due to thermal considerations that limit the integrated power device on the +12 V supply to about 1.5 A . To address this an external add on circuit as shown in Figure 8 enables the designer to add the OC monitoring and control of a high power +12 V supply in addition to the 3 other power supplies. The HIP1011 is represented by pin names in rectangles.

This circuit primarily requires that an external P-Channel MOSFET be connected in parallel to the internal HIP1011 PMOS device and that the discrete device have a much lower $r_{\mathrm{DS}(\mathrm{ON})}$ value than the internal PMOS device in order to carry the majority of the current load. By monitoring the voltage across the sense resistor carrying the combined load current of both the internal and external FETs and by using a comparator with a common mode input voltage range to the positive rail and a low input voltage threshold offset to reduce distribution losses, a high precision OC detector can be designed to control a much higher current load than can be tolerated by the HIP1011.

An alternative circuit for moderate current levels where both accuracy and cost are lowered can be accomplished by a single external P-Channel MOSFET in parallel with the internal P-Channel MOSFET. For example, if 2X the OC level is desired a $0.3 \Omega r_{\mathrm{DS}(\mathrm{ON})}$ P-Channel MOSFET can be used thus approximately doubling the +12 IOUT before latch-off. ${ }^{\text {IOC }}$ TOTAL $=$ IOC ${ }_{\text {INTERNAL }}\left(1+\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})\right.$ of internal $\mathrm{FET} / \mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ of external FET).


FIGURE 8. HIGH POWER +12V CIRCUIT

## Small Outline Plastic Packages (SOIC)



M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.053 | 0.069 | 1.35 | 1.75 | - |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 | - |
| B | 0.014 | 0.019 | 0.35 | 0.49 | 9 |
| C | 0.007 | 0.010 | 0.19 | 0.25 | - |
| D | 0.386 | 0.394 | 9.80 | 10.00 | 3 |
| E | 0.150 | 0.157 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 |  | BSC |
| H | 0.228 | 0.244 | 5.80 | 6.20 | - |
| h | 0.010 | 0.020 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  | 16 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{0}$ | - |

Rev. 1 02/02

## NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

