

CY7C1347G

# 4-Mbit (128K x 36) Pipelined Sync SRAM

#### **Features**


- Fully registered inputs and outputs for pipelined operation
- 128K x 36 common I/O architecture
- 3.3V core power supply
- 2.5V/3.3V I/O operation
- Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
  - 2.8 ns (for 200-MHz device)
  - 3.5 ns (for 166-MHz device)
  - 4.0 ns (for 133-MHz device)
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Offered in lead-free 100-pin TQFP, lead-free and non-lead-free 119-ball BGA package and 165-ball FBGA package
- "ZZ" Sleep Mode option and Stop Clock option
- Available in Industrial and Commercial temperature ranges

## Functional Description[1]

The CY7C1347G is a 3.3V, 128K x 36 synchronous-pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic.CY7C1347G I/O pins can operate at either the 2.5V or the 3.3V level, the I/O pins are 3.3V tolerant when V<sub>DDQ</sub> = 2.5V.All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns (250-MHz device).CY7C1347G supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the PowerPC<sup>®</sup>. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC) at clock rise. Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the four Byte Write Select (BW<sub>[A:D]</sub>) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output tri-state control. In order to provide proper data during depth expansion,  $\overline{OE}$  is masked during the first clock of a read cycle when emerging from a deselected state.



Note:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




## **Selection Guide**

	250 MHz	200 MHz	166 MHz	133 MHz	Unit
Maximum Access Time	2.6	2.8	3.5	4.0	ns
Maximum Operating Current	325	265	240	225	mA
Maximum CMOS Standby Current	40	40	40	40	mA

## **Pin Configurations**

## 100-pin TQFP Pinout





# Pin Configurations (continued)

# 119-ball BGA Pinout

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	ADSP	Α	Α	$V_{\mathrm{DDQ}}$
В	NC/288M	CE <sub>2</sub>	Α	ADSC	Α	Œ <sub>3</sub>	NC/576M
С	NC/144M	Α	Α	$V_{DD}$	Α	Α	NC/1G
D	DQ <sub>C</sub>	DQP <sub>C</sub>	$V_{SS}$	NC	V <sub>SS</sub>	DQPB	DQ <sub>B</sub>
E	$DQ_C$	$DQ_C$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	$DQ_B$	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	OE	$V_{SS}$	$DQ_B$	$V_{DDQ}$
G	DQ <sub>C</sub>	$DQ_C$	$\overline{BW}_C$	ADV	BW <sub>B</sub>	$DQ_B$	$DQ_B$
Н	$DQ_C$	$DQ_C$	$V_{SS}$	GW	$V_{SS}$	$DQ_B$	$DQ_B$
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{BW}_D$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
M	$V_{DDQ}$	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	DQ <sub>D</sub>	DQP <sub>D</sub>	$V_{SS}$	A0	$V_{SS}$	DQP <sub>A</sub>	$DQ_A$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	$V_{DDQ}$	NC	NC	NC	NC	NC	$V_{DDQ}$

# **165-ball FBGA Pinout**

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE1	BW <sub>C</sub>	BW <sub>B</sub>	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	BW <sub>D</sub>	BW <sub>A</sub>	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
F	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
G	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
Н	NC	$V_{SS}$	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>D</sub>	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	DQ <sub>D</sub>	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	NC	NC/18M	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	DQP <sub>A</sub>
Р	NC	NC/72M	Α	Α	NC	A1	NC	Α	Α	Α	NC/9M
R	MODE	NC/36M	Α	Α	NC	A0	NC	Α	Α	Α	Α



## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> ,A <sub>1</sub> ,A	Input- Synchronous	Address Inputs used to select one of the 128K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. $A_{[1:0]}$ feeds the 2-bit counter.
$\overline{\overline{BW}}_{A,} \overline{\overline{BW}}_{B,} \overline{\overline{BW}}_{D}$	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW <sub>[A:D]</sub> and BWE).
BWE	Input- Synchronous	<b>Byte Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE_3}$ to select/deselect the device. ADSP is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device. $\overline{CE}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_2$ to select/deselect the device. $\overline{CE}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK. When asserted LOW, addresses presented to the device <u>are captured in the</u> address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQ <sub>A,</sub> DQ <sub>B</sub> DQ <sub>C,</sub> DQ <sub>D</sub> DQP <sub>A,</sub> DQP <sub>B,</sub> DQP <sub>C,</sub> DQP <sub>D</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a tri-state condition.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{SS}$	Ground	Ground for the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DDQ}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.



### Pin Definitions (continued)

Name	I/O	Description
NC, NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	<b>No Connects</b> . Not internally connected to the die. NC/9M,NC/18M,NC/36M,NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins that are not internally connected to the die.

### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 2.6 ns (250-MHz device).

The CY7C1347G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW<sub>[A:D]</sub>) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE1 is HIGH. The address presented to the address inputs (A<sub>[16:0]</sub>) is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the Output Register and onto the data bus within 2.6 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immedi-

## Single Write Accesses Initiated by ADSP

This access is initiated when <u>both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)

 $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active. The address presented to  $A_{[16:0]}$  is loaded into the Address Register and the address advancement logic while being delivered to the RAM core. The write signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{[A:D]}$ ) and  $\overline{\text{ADV}}$  inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs and DQPs inputs is written into the corresponding address location in the RAM core. If GW is  $\underline{\text{HIGH}}$ , then the write operation is controlled by BWE and  $\overline{\text{BW}}_{[A:D]}$  signals. The CY7C1347G provides byte write capability that is described in the Write Cycle Description table. Asserting the  $\underline{\text{Byte}}$  Write Enable input (BWE) with the selected Byte Write ( $\overline{\text{BW}}_{[A:D]}$ ) input will selectively write to only the desired bytes.

Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347G is a common I/O device, the Output Enable ( $\overline{\text{OE}}$ ) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQPs are automatically tri-stated whenever a write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

### Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and  $\overline{\text{BW}}_{[A:D]}$ ) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to  $A_{[16:0]}$  is loaded into the address register and the address advancement logic while being delivered to the RAM core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs and DQPs is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347G is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQPs are automatically tri-stated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

### **Burst Sequences**

The CY7C1347G provides a two-bit wraparound counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst



sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user-selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

## **Interleaved Burst Sequence**

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **Linear Burst Sequence**

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

## **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to snooze current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns

### Truth Table<sup>[2, 3, 4, 5, 6]</sup>

Next Cycle	Add. Used	Œ <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power-down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L-H	Tri-State
Deselect Cycle, Power-down	None	L	L	Х	L	L	Χ	Χ	Х	Χ	L-H	Tri-State
Deselect Cycle, Power-down	None	L	Х	Н	L	L	Χ	Х	Х	Χ	L-H	Tri-State
Deselect Cycle, Power-down	None	L	L	Х	L	Н	L	Х	Х	Χ	L-H	Tri-State
Deselect Cycle, Power-down	None	L	Х	Н	L	Н	L	Χ	Х	Χ	L-H	Tri-State
Snooze Mode, Power-down	None	Χ	Х	Х	Н	Х	Χ	Х	Х	Χ	Х	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Х	Х	Н	L-H	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Χ	L-H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Χ	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State

- 2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.

- WRITE = L when any one or more Byte Write enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW = L. WRITE = H when all Byte write enable signals (BWA, BWB, BWC, BWD), BWE, GW = H.
   The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   The SRAM always initiates a read cycle when ADSP asserted, regardless of the state of GW, BWE, or BW[A:D]. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle. don't care for the remainder of the write cycle.
- 6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



# **Truth Table**<sup>[2, 3, 4, 5, 6]</sup>

Next Cycle	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Χ	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Χ	Н	L	Н	Н	L-H	Tri-State
WRITE Cycle, Continue Burst	Next	Χ	Х	Х	L	Н	Н	L	L	Χ	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Χ	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Χ	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
WRITE Cycle, Suspend Burst	Current	Χ	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L-H	D

# Partial Truth Table for Read/write<sup>[2, 7]</sup>

Function	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A - DQ <sub>A</sub>	Н	L	Н	Н	Н	L
Write Byte B – DQ <sub>B</sub>	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C- DQ <sub>C</sub>	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D- DQ <sub>D</sub>	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Note:
7. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write will be done based on which byte write is active.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied–55°C to +125°C
Supply Voltage on $V_{DD}$ Relative to GND0.5V to +4.6V
DC Voltage Applied to Outputs in High-Z State $-0.5$ V to $V_{DD}$ + $0.5$ V
DC Input Voltage $-0.5$ V to $V_{DD}$ + $0.5$ V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	. > 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Com'l	0°C to +70°C	3.3V	2.5V -5%
Ind'l	-40°C to +85°C	_5%/ <b>+</b> 10%	to V <sub>DD</sub>

# Electrical Characteristics Over the Operating Range [8, 9]

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage			2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA		2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA			0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[8]</sup>	for 3.3V I/O		2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[8]</sup>	for 3.3V I/O		-0.3	0.8	V
		for 2.5V I/O		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		-5	5	μА
Input Current of MODE		Input = V <sub>SS</sub>	-30		μΑ	
		Input = V <sub>DD</sub>		5	μΑ	
In	Input Current of ZZ	Input = V <sub>SS</sub>	-5		μΑ	
		Input = V <sub>DD</sub>		30	μΑ	
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ . Output Disabled		-5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current		4-ns cycle, 250 MHz		325	mA
		$f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		265	mA
			6-ns cycle, 166 MHz		240	mA
			7.5-ns cycle, 133 MHz		225	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4-ns cycle, 250 MHz		120	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		110	mA
		I - IMAX - I/ICYC	6-ns cycle, 166 MHz		100	mA
			7.5-ns cycle, 133 MHz		90	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , f = 0	All speeds		40	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected, or	4-ns cycle, 250 MHz		105	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V \text{ or } V_{IN} \ge V_{DDQ} - 0.3V$	5-ns cycle, 200 MHz		95	mA
		$f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 166 MHz		85	mA
				75	mA	

Overshoot: V<sub>IH</sub>(AC) < V<sub>DD</sub> +1.5V (Pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL</sub>(AC) > -2V (Pulse width less than t<sub>CYC</sub>/2).
 T<sub>Power-up</sub>: Assumes a linear ramp from 0v to V<sub>DD</sub>(min.) within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.



# Electrical Characteristics Over the Operating Range (continued)<sup>[8, 9]</sup>

Parameter	Description	Test Condition	Min.	Max.	Unit	
I <sub>SB4</sub>		$\label{eq:local_decomposition} \begin{aligned} &\text{Max. V}_{DD},  \text{Device Deselected}, \\ &\text{V}_{IN} \geq \text{V}_{IH}   \text{or}   \text{V}_{IN} \leq \text{V}_{IL},  f = 0 \end{aligned}$			45	mA

# Capacitance<sup>[10]</sup>


Parameter	Description	Test Conditions	100 TQFP Max.	119 BGA Max.	165 FBGA Max.	Unit
C <sub>IN</sub>		$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 3.3V.$ $V_{DDQ} = 3.3V$	5	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	י טטע יייי	5	7	7	pF


## Thermal Resistance<sup>[10]</sup>

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
$Q_{JA}$	'	Test conditions follow standard test methods and procedures for	30.32	34.1	20.3	°C/W
$Q_{JC}$	THEIMALKESISIANCE	measuring thermal impedance, per EIA / JESD51.	6.85	14.0	4.6	°C/W


## **AC Test Loads and Waveforms**


## 3.3V I/O Test Load





## 2.5V I/O Test Load





#### Note:

10. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics Over the Operating Range<sup>[15, 16]</sup>

		-2	50	-2	00	-1	66	-1	33	
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the first Access <sup>[11]</sup>			1		1		1		ms
Clock			•	•		•	•	•		
t <sub>CYC</sub>	Clock Cycle Time	4.0		5.0		6.0		7.5		ns
t <sub>CH</sub>	Clock HIGH	1.7		2.0		2.5		3.0		ns
t <sub>CL</sub>	Clock LOW	1.7		2.0		2.5		3.0		ns
<b>Output Times</b>			•	•		•	•	•		
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.6		2.8		3.5		4.0	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.0		1.5		1.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[12, 13, 14]</sup>	0		0		0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[12, 13, 14]</sup>		2.6		2.8		3.5		4.0	ns
t <sub>OEV</sub>	OE LOW to Output Valid		2.6		2.8		3.5		4.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[12, 13, 14]</sup>	0		0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[12, 13, 14]</sup>		2.6		2.8		3.5		4.0	ns
Set-up Times			•	•		•	•	•		
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.2		1.2		1.5		1.5		ns
t <sub>ADS</sub>	ADSC, ADSP Set-up Before CLK Rise	1.2		1.2		1.5		1.5		ns
t <sub>ADVS</sub>	ADV Set-up Before CLK Rise	1.2		1.2		1.5		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> Set-up Before CLK Rise	1.2		1.2		1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.2		1.2		1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Set-Up Before CLK Rise	1.2		1.2		1.5		1.5		ns
Hold Times					•					
t <sub>AH</sub>	Address Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.3		0.5		0.5		0.5		ns

<sup>11.</sup> This part has a voltage regulator internally; tpower is the time that the power needs to be supplied above VDD (minimum) initially before a read or write operation

<sup>12.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>DeLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

13. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.


<sup>14.</sup> This parameter is sampled and not 100% tested.

<sup>15.</sup> Timing references level is 1.5V when  $V_{DDQ} = 3.3V$  and is 1.25V when  $V_{DDQ} = 2.5V$  on all data sheets. 16. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



# **Switching Waveforms**

## Read Cycle Timing<sup>[17]</sup>




#### Note:

17. On this diagram when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



# Switching Waveforms (continued)

# Write Cycle Timing<sup>[17, 18]</sup>




#### Note

18. Full width write can be initiated by either <u>GW LOW</u>, or by <u>GW HIGH</u>, <u>BWE LOW</u> and BW<sub>x</sub> LOW.



# Switching Waveforms (continued)

# Read/Write Cycle Timing<sup>[17, 19, 20]</sup>




Notes:
19. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 20. GW is HIGH



# Switching Waveforms (continued)

# $\textbf{ZZ Mode Timing}^{[21,\;22]}$



### Notes:

21. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 22. DQs are in high-Z when exiting ZZ sleep mode.



# **Ordering Information**


Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
250	CY7C1347G-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1347G-250BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-250BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
200	CY7C1347G-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1347G-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-200BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1347G-200BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial
166	CY7C1347G-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1347G-166BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-166BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1347G-166AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1347G-166BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-166BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
133	CY7C1347G-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1347G-133BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-133BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1347G-133BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial
	CY7C1347G-133BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	


Please contact your local Cypress sales representative for availability of other parts.




# **Package Diagrams**

## 100-pin TQFP (14 x 20 x 1.4 mm) (51-85050)







NOTE:

- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
   MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
   BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85050-\*B

51-85115-\*B



→ // 0.25 C

0.56

Ċ

30° TYP.

SEATING PLANE

## Package Diagrams (continued)

#### 119-ball BGA (14 x 22 x 2.4 mm) (51-85115) 00.05 M C 00.25 M C A B A1 CORNER Ø0.75±0.15(119X) ø1.00(3X) REF. 1 2 3 4 5 6 7 7 6 5 4 3 2 1 В В C C 1.27 D D E F E F G H . С Н 22.00±0.20 19.50 20.32 J K K M M 10.16 Ŋ Ν Ρ Ρ R T R Т U U 1.27 0.70 REF. À 3.81 12.00 7.62 0.90±0.05 В - 14.00±0.20 - 2.40 MAX.

△ 0,15 C


0.60±0.10

□ 0.15(4X)



## Package Diagrams (continued)

## 165-ball FBGA (13 x 15 x 1.4 mm) (51-85180)



Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a registered trademark of International Business Machines, Inc. All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Documer Documer	Document Title: CY7C1347G 4-Mbit (128K x 36) Pipelined Sync SRAM Document Number: 38-05516					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	224364	See ECN	RKF	New data sheet		
*A	276690	See ECN	VBL	Changed TQFP package in Ordering Information section to lead-free TQFP Added comment of BG and BZ lead-free package availability		
*B	333625	See ECN	SYT	Removed 225-MHz and 100-MHz speed grades Modified Address Expansion balls in the pinouts for 100 TQFP Package as per JEDEC standards and updated the Pin Definitions accordingly Modified $V_{OL}$ , $V_{OH}$ test conditions Replaced TBDs for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values on the Thermal Resistance table Changed the package name for 100 TQFP from A100RA to A101 Removed comment on the availability of BG lead-free package Updated the Ordering Information by shading and unshading MPNs as per availability		
*C	419256	See ECN	RXU	Converted from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Swapped typo CE2 and $\overline{\text{CE}}_3$ in the Truth Table column heading on Page #6 Modified test condition from $\text{V}_{\text{IH}} \leq \text{V}_{\text{DD}}$ to $\text{V}_{\text{IH}} < \text{V}_{\text{DD}}$ . Modified test condition from $\text{V}_{\text{DDQ}} < \text{V}_{\text{DD}}$ to $\text{V}_{\text{DDQ}} \leq \text{V}_{\text{DD}}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Information table. Replaced Package Diagram of 51-85050 from *A to *B Replaced Package Diagram of 51-85180 from ** to *A Updated the Ordering Information .		



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站



PDF 资料下载尽在中发网