



CYPRESS

PRELIMINARY

CY7C1061AV25

1M x 16 Static RAM

## Features

- High speed
  - $t_{AA} = 8, 10, 12$  ns
- Low active power
  - 1080 mW (max.)
- Operating voltages of  $2.5 \pm 0.2$  V
- 1.5V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $CE_1$  and  $CE_2$  features

## Functional Description

The CY7C1061AV25 is a high-performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

Writing to the device is accomplished by enabling the chip ( $CE_1$  LOW and  $CE_2$  HIGH) while forcing the Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location


specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

Reading from the device is accomplished by enabling the chip by taking  $CE_1$  LOW and  $CE_2$  HIGH while forcing the Output Enable (OE) LOW and the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected ( $CE_1$  HIGH /  $CE_2$  LOW), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation ( $CE_1$  LOW,  $CE_2$  HIGH, and WE LOW).

The CY7C1061AV25 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball fine-pitch ball grid array (FBGA) package.

## Logic Block Diagram




## Pin Configuration

### TSOP II (Top View)

I/O <sub>12</sub>	1	I/O <sub>11</sub>
V <sub>CC</sub>	2	I/O <sub>10</sub>
I/O <sub>13</sub>	3	I/O <sub>9</sub>
I/O <sub>14</sub>	4	I/O <sub>8</sub>
V <sub>SS</sub>	5	V <sub>CC</sub>
I/O <sub>15</sub>	6	A <sub>5</sub>
A <sub>4</sub>	7	A <sub>6</sub>
A <sub>3</sub>	8	A <sub>7</sub>
A <sub>2</sub>	9	A <sub>8</sub>
A <sub>1</sub>	10	A <sub>9</sub>
A <sub>0</sub>	11	NC
BHE	12	OE
CE <sub>1</sub>	13	V <sub>SS</sub>
V <sub>CC</sub>	14	DNU (Do Not Use)
WE	15	BLE
CE <sub>2</sub>	16	A <sub>10</sub>
A <sub>19</sub>	17	A <sub>11</sub>
A <sub>18</sub>	18	A <sub>12</sub>
A <sub>17</sub>	19	A <sub>13</sub>
A <sub>16</sub>	20	A <sub>14</sub>
A <sub>15</sub>	21	I/O <sub>7</sub>
I/O <sub>0</sub>	22	V <sub>SS</sub>
V <sub>CC</sub>	23	I/O <sub>6</sub>
I/O <sub>1</sub>	24	I/O <sub>5</sub>
I/O <sub>2</sub>	25	V <sub>CC</sub>
V <sub>SS</sub>	26	I/O <sub>4</sub>
I/O <sub>3</sub>	27	

## Selection Guide

		-8	-10	-12	Unit
Maximum Access Time		8	10	12	ns
Maximum Operating Current	Commercial	300	275	260	mA
	Industrial	300	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	50	mA

**Pin Configurations****48-ball FBGA****(Top View)**

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[1]</sup> .....  $-0.5\text{V}$  to  $+3.6\text{V}$

DC Voltage Applied to Outputs  
in High-Z State<sup>[1]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[1]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... 20 mA

**Operating Range**

Range	Ambient Temperature	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$2.5\text{V} \pm 0.2\text{V}$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	

**DC Electrical Characteristics** Over the Operating Range


Parameter	Description	Test Conditions	-8		-10		-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -1.0\text{ mA}$	2.0		2.0		2.0		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 1.0\text{ mA}$		0.4		0.4		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	2.0	$V_{\text{CC}} + 0.3$	2.0	$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$ , Output Disabled	-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	300		275		260		mA
$I_{\text{SB1}}$	Automatic CE Power-down Current — TTL Inputs	$\text{CE}_2 \leq V_{\text{IL}}$ Max. $V_{\text{CC}}$ , $\text{CE} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$	100		100		100		mA
			300		275		260		mA
$I_{\text{SB2}}$	Automatic CE Power-down Current — CMOS Inputs	$\text{CE}_2 \leq 0.2\text{V}$ Max. $V_{\text{CC}}$ , $\text{CE} \geq V_{\text{CC}} - 0.2\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.2\text{V}$ , or $V_{\text{IN}} \leq 0.2\text{V}$ , $f = 0$	50		50		50		mA

**Capacitance<sup>[2]</sup>**


Parameter	Package	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Z54	Input Capacitance	$T_A = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$ , $V_{\text{CC}} = 2.5\text{V}$	6	pF
	BA48			8	pF
$C_{\text{OUT}}$	Z54	I/O Capacitance		8	pF
	BA48			10	pF

**Notes:**


1.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.
2. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms<sup>[3]</sup>**

**(a)**

\* Capacitive Load consists of all components of the test environment.



INCLUDING JIG AND SCOPE

**(b)**

**(c)**
**AC Switching Characteristics Over the Operating Range<sup>[4]</sup>**



Parameter	Description	-8		-10		-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
$t_{\text{power}}$	$V_{\text{CC}}$ (typical) to the first access <sup>[5]</sup>	1		1		1		ms
$t_{\text{RC}}$	Read Cycle Time	8		10		12		ns
$t_{\text{AA}}$	Address to Data Valid		8		10		12	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		3		3		ns
$t_{\text{ACE}}$	$\text{CE}_1$ LOW/ $\text{CE}_2$ HIGH to Data Valid		8		10		12	ns
$t_{\text{DOE}}$	OE LOW to Data Valid		5		5		6	ns
$t_{\text{LZOE}}$	OE LOW to Low-Z	1		1		1		ns
$t_{\text{HZOE}}$	OE HIGH to High-Z <sup>[6]</sup>		5		5		6	ns
$t_{\text{LZCE}}$	$\text{CE}_1$ LOW/ $\text{CE}_2$ HIGH to Low-Z <sup>[6]</sup>	3		3		3		ns
$t_{\text{HZCE}}$	$\text{CE}_1$ HIGH/ $\text{CE}_2$ LOW to High-Z <sup>[6]</sup>		5		5		6	ns
$t_{\text{PU}}$	$\text{CE}_1$ LOW/ $\text{CE}_2$ HIGH to Power-up <sup>[7]</sup>	0		0		0		ns
$t_{\text{PD}}$	$\text{CE}_1$ HIGH/ $\text{CE}_2$ LOW to Power-down <sup>[7]</sup>		8		10		12	ns
$t_{\text{DBE}}$	Byte Enable to Data Valid		5		5		6	ns
$t_{\text{LZBE}}$	Byte Enable to Low-Z	1		1		1		ns
$t_{\text{HZBE}}$	Byte Disable to High-Z		5		5		6	ns
<b>Write Cycle<sup>[8, 9]</sup></b>								
$t_{\text{WC}}$	Write Cycle Time	8		10		12		ns
$t_{\text{SCE}}$	$\text{CE}_1$ LOW / $\text{CE}_2$ HIGH to Write End	6		7		8		ns

**Notes:**

- Valid SRAM operation does not occur until the power supplies have reached the minimum operating  $V_{\text{DD}}$  (2.3V). As soon as 1ms ( $t_{\text{power}}$ ) after reaching the minimum operating  $V_{\text{DD}}$ , normal SRAM operation can begin including reduction in  $V_{\text{DD}}$  to the data retention ( $V_{\text{CCDR}}$ , 1.5V) voltage.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.1V, input pulse levels of 0 to 2.5V, and output loading of the specified  $I_{\text{OL}}/I_{\text{OH}}$  and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 2.5V to 2V internally.  $t_{\text{power}}$  time has to be provided initially before a Read/Write operation is started.
- $t_{\text{HZOE}}$ ,  $t_{\text{LZCE}}$ ,  $t_{\text{HZWE}}$ ,  $t_{\text{LZBE}}$  and  $t_{\text{LZOE}}$ ,  $t_{\text{LZCE}}$ ,  $t_{\text{LZWE}}$ ,  $t_{\text{LZBE}}$  are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.
- The internal Write time of the memory is defined by the overlap of  $\overline{\text{CE}}_1$  LOW ( $\text{CE}_2$  HIGH) and  $\overline{\text{WE}}$  LOW. Chip enables must be active and  $\overline{\text{WE}}$  and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- The minimum Write cycle time for Write Cycle No. 3 ( $\text{WE}$  controlled,  $\text{OE}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



**AC Switching Characteristics** Over the Operating Range (continued)<sup>[4]</sup>

Parameter	Description	-8		-10		-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{AW}$	Address Set-up to Write End	6		7		8		ns
$t_{HA}$	Address Hold from Write End	0		0		0		ns
$t_{SA}$	Address Set-up to Write Start	0		0		0		ns
$t_{PWE}$	WE Pulse Width	6		7		8		ns
$t_{SD}$	Data Set-up to Write End	5		5.5		6		ns
$t_{HD}$	Data Hold from Write End	0		0		0		ns
$t_{LZWE}$	WE HIGH to Low-Z <sup>[6]</sup>	3		3		3		ns
$t_{HZWE}$	WE LOW to High-Z <sup>[6]</sup>		5		5		6	ns
$t_{BW}$	Byte Enable to End of Write	6		7		8		ns

**Data Retention Waveform**

**Switching Waveforms**
**Read Cycle No. 1**<sup>[10, 11]</sup>

**Notes:**



10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BHE} = V_{IL}$ .  $CE2 = V_{IH}$ .  
 11. WE is HIGH for Read cycle.

**Switching Waveforms** (continued)

**Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[11, 12]</sup>**

**Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[13, 14, 15]</sup>**

**Notes:**

12. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.
13. Data I/O is high-impedance if  $\overline{OE}$  or  $BHE$  and/or  $BLE = V_{IH}$ .
14. If  $CE_1$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
15.  $CE$  is a shorthand combination of both  $CE_1$  and  $CE_2$  combined. It is active LOW.

**Switching Waveforms** (continued)

**Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)**

**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[13, 14, 15]</sup>**


**Truth Table**

<b>CE<sub>1</sub></b>	<b>CE<sub>2</sub></b>	<b>OE</b>	<b>WE</b>	<b>BLE</b>	<b>BHE</b>	<b>I/O<sub>0</sub>–I/O<sub>7</sub></b>	<b>I/O<sub>8</sub>–I/O<sub>15</sub></b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	X	X	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
X	L	X	X	X	X	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	H	L	H	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	H	L	H	L	H	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	H	L	H	H	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	H	X	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	H	X	L	L	H	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	H	X	L	H	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	H	H	H	X	X	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

**Ordering Information**

<b>Speed (ns)</b>	<b>Ordering Code<sup>[16]</sup></b>	<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
8	CY7C1061AV25-8ZC	Z54	54-pin TSOP II	Commercial
	CY7C1061AV25-8ZI			Industrial
	CY7C1061AV25-8BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1061AV25-8BAI			Industrial
10	CY7C1061AV25-10ZC	Z54	54-pin TSOP II	Commercial
	CY7C1061AV25-10ZI			Industrial
	CY7C1061AV25-10BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1061AV25-10BAI			Industrial
12	CY7C1061AV25-12ZC	Z54	54-pin TSOP II	Commercial
	CY7C1061AV25-12ZI			Industrial
	CY7C1061AV25-12BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1061AV25-12BAI			Industrial


**Note:**


16. Contact a Cypress Representative for availability of the 48-ball Mini BGA (BA48) package.



## Package Diagrams

## 54-lead Thin Small Outline Package, Type II Z54-II



**Package Diagrams (continued)**
**48-ball (8 mm x 20 mm x 1.2 mm) FBGA BA48G**


All products and company names mentioned in this document may be the trademarks of their respective holders.



**PRELIMINARY**

**CY7C1061AV25**

**Document History Page**

<b>Document Title: CY7C1061AV25 1M x 16 Static RAM</b>				
<b>Document Number: 38-05331</b>				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	119624	01/30/03	DFP	New Data Sheet



中发网 [WWW.ZFA.CN](http://WWW.ZFA.CN)

全球最大的PDF中文下载站



中发网  
[WWW.ZFA.CN](http://WWW.ZFA.CN)

PDF 资料下载尽在中发网