

CY7C1021D

# 1-Mbit (64K x 16) Static RAM

#### **Features**

- Pin- and function-compatible with CY7C1021B
- High speed
  - t<sub>AA</sub> = 10 ns
- CMOS for optimum speed/power
- Low active power
  - I<sub>CC</sub> = 60 mA @ 10ns
- Low CMOS Standby Power
  - I<sub>SB2</sub> = 1.2 mA ("L" Version only)
- · Automatic power-down when deselected
- Data Retention at 2.0V
- Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ Pb-Free **Packages**

#### Functional Description[1]

The CY7C1021D is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an

automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A0 through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1021D is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ Pb-Free packages.

### **Logic Block Diagram**



#### **Pin Configuration**



For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



# **Selection Guide**

		CY7C1021D-10	CY7C1021D-12	Unit
Maximum Access Time	Com'l / Ind'l	10	12	ns
Maximum Operating Current	Com'l / Ind'l	60	50	mA
Maximum CMOS Standby Current	Com'l / Ind'l	3	3	mA
	L-Version Only	1.2	1.2	



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied .......55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND<sup>[2]</sup> .... -0.5V to +7.0V

DC Input Voltage <sup>[2]</sup>	-0.5V to V <sub>CC</sub> +0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0°C to +70°C	5V ± 10%		
Industrial	-40°C to +85°C	5V ± 10%		

### **Electrical Characteristics** Over the Operating Range

			7C1	021D-10	7C1	1021D-12	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ m/s}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3V	2.0	V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_CC$	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{I} \leq V_{CC},$ Output Disabled	-1	+1	<b>–</b> 1	+1	μΑ
Ios	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		60		50	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{split} & \underbrace{\text{Max. V}_{CC}}, \\ & \text{CE} \geq \text{V}_{IH} \\ & \text{V}_{IN} \geq \text{V}_{IH} \text{ or } \\ & \text{V}_{IN} \leq \text{V}_{IL}, \\ & \text{f} = \text{f}_{MAX} \end{split}$		10		10	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> , CE ≥		3	t	3	mA
	Power-down Current —CMOS Inputs	$V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V, f = 0$		1.2		1.2	mA

### Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF


#### Thermal Resistance<sup>[4]</sup>

Parameter	Description	Test Conditions	All-Packages	Unit
$\Theta_{JA}$	[4]	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	TBD	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case) <sup>[4]</sup>		TBD	°C/W

- 2. V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 2V for pulse durations of less than 20 ns.
   3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
   4. Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**



### Switching Characteristics Over the Operating Range [5]

		7C102	21D-10	7C1021D-12		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle			•		II.	1
t <sub>power</sub> [6]	V <sub>CC</sub> (typical) to the first access	100		100		μS
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7]</sup>	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>		5		6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>		5		6	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		5		6	ns
Write Cycle <sup>[9]</sup>	•	•	•		•	•
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		ns

#### Notes:

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- tooms gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
- the power street infilinitial amount of the triat the power supply should be at typical V<sub>C</sub>C values with the first memory access can be performed.
   At any given temperature and voltage condition, the triat the power supply should be at typical V<sub>C</sub>C values with the first memory access can be performed.
   At any given temperature and voltage condition, the triat the power supply should be at typical V<sub>C</sub>C values with the first memory access can be performed.
   At any given temperature and voltage condition, the triat the power supply should be triat the power supply should be referenced to the performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage can be performed.
   At any given temperature and voltage and the triansition of the performed.
   At any given temperature and voltage and the triansition of the performed a

Document #: 38-05462 Rev. \*C.




## Switching Characteristics Over the Operating Range (continued)<sup>[5]</sup>

		7C102	21D-10	7C102	21D-12	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 8]</sup>		5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns

#### **Data Retention Characteristics** (Over the Operating Range)


Parameter	Des	cription	Conditions	Min.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current	Non-L, Com'l / Ind'l	$V_{CC} = V_{DR} = 2.0V$		3	mA
		L-Version Only	$CE \ge V_{CC} - 0.3V$ , $V_{CC} \ge V_{CC} - 0.3V$ , or		1.2	mA
t <sub>CDR</sub> [4]	Chip Deselect to Data R	etention Time	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	0		ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Tim	е		t <sub>RC</sub>		ns

### **Data Retention Waveform**



## **Switching Waveforms**

Read Cycle No. 1<sup>[11, 12]</sup>




- 10. Full device operation requires lin<u>ear</u> V<sub>CC</sub> <u>ramp</u> from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs. 11. Device is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>. 12. WE is HIGH for read cycle.




## Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[12, 13]



Write Cycle No. 1 (CE Controlled)[14, 15]



- 13. Address valid prior to or coincident with CE transition LOW.


  14. Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

  15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




# Switching Waveforms (continued)

## Write Cycle No. 2 (BLE or BHE Controlled)



# Write Cycle No. 3 (WE Controlled, OE LOW)





## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Χ	X	X	High Z	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write – Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1021D-10VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1021D-10VXI	V34	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1021DL-10VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1021D-10ZXC	Z44	44-Lead TSOP Type II (Pb-Free)	Commercial
	CY7C1021D-10ZXI	Z44	44-Lead TSOP Type II (Pb-Free)	Industrial
	CY7C1021DL-10ZXC	Z44	44-Lead TSOP Type II (Pb-Free)	Commercial
12	CY7C1021D-12VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1021D-12VXI	V34	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1021DL-12VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1021D-12ZXC	Z44	44-Lead TSOP Type II (Pb-Free)	Commercial
	CY7C1021D-12ZXI	Z44	44-Lead TSOP Type II (Pb-Free)	Industrial
	CY7C1021DL-12ZXC	Z44	44-Lead TSOP Type II (Pb-Free)	Commercial

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.



## **Package Diagrams**





**△**0.10 (.004)

All product and company names mentioned in this document may be the trademarks of their respective holders.

18.517 (0.729) 18.313 (0.721)

51-85087-\*A



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233695	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in the Ordering Information
*B	263769	See ECN	RKF	Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307601	See ECN	RKF	Reduced Speed bins to -10 and -12 ns



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站



PDF 资料下载尽在中发网