

#### CY62148DV30

# 4-Mb (512K x 8) MoBL® Static RAM

#### **Features**

- · Very high speed: 55 ns
  - Wide voltage range: 2.20V 3.60V
- Pin-compatible with CY62148CV25, CY62148CV30 and CY62148CV33
- Ultra low active power
  - Typical active current: 1.5 mA @ f = 1 MHz
  - Typical active current: 8 mA @ f = f<sub>max</sub>(55-ns speed)
- Ultra low standby power
- Easy memory expansion with  $\overline{\text{CE}}$ , and  $\overline{\text{OE}}$  features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered: 36-ball BGA, 32-pin TSOPII and 32-pin SOIC


# Functional Description[1]

The CY62148DV30 is a high-performance CMOS static RAMs organized as 512K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption when deselected (CE HIGH).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).




For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.




# Pin Configuration<sup>[2,3]</sup>

FBGA Top View




32 SOIC Top View



#### Notes:

- 2. NC pins are not connected on the die.
- 3. DNU pins have to be left floating or tied to Vss to ensure proper application.

#### 32 TSOPII Top View





#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential ...... -0.3V to V<sub>CC(MAX)</sub> + 0.3V 

DC Input Voltage <sup>[4,5]</sup>	$-0.3V$ to $V_{CC(MAX)} + 0.3V$
Output Current into Outputs (LOW	, ,
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	> 200 mA

#### **Operating Range**

Product	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62148DV30L	Industrial	–40°C to +85°C	2.2V to 3.6V
CY62148DV30LL			

#### **Product Portfolio**

						Power Dissipation				
						Operating I <sub>CC</sub> (mA)				
	Vo	C Range (	(V)	Speed	f = 1	MHz	f = 1	max	Standby	I <sub>SB2</sub> (uA)
Product	Min.	Typ. <sup>[7]</sup>	Max.	(ns)	Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.
CY62148DV30L	2.2	3.0	3.6	55	1.5	3	8	15	2	12
CY62148DV30LL	2.2	3.0	3.6	55		3		10		8
CY62148DV30L	2.2	3.0	3.6	70	1.5	3	8	15	2	12
CY62148DV30LL	2.2	3.0	3.6	70		3		10		8

#### **Electrical Characteristics** Over the Operating Range

					C	62148	DV30-55	CY	′62148I	DV30-70	
Parameter	Description	Test C	onditions		Min.	Typ. <sup>[7]</sup>	Max.	Min.	Typ. <sup>[7]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	$V_{CC} = 2.20V$		2.0			2.0			V
		$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.70V$		2.4			2.4			V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 0.1 \text{ mA}$	$V_{CC} = 2.20V$				0.4			0.4	V
		$I_{OL} = 2.1 \text{ mA}$	$V_{CC} = 2.70V$				0.4			0.4	V
$V_{IH}$	Input HIGH Voltage	$V_{CC} = 2.2V \text{ to } 2.$	7V		1.8		V <sub>CC</sub> + 0.3V	1.8		V <sub>CC</sub> + 0.3V	V
		$V_{CC} = 2.7 \text{V to } 3.6$	6V		2.2		V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V
$V_{IL}$	Input LOW Voltage	$V_{CC} = 2.2V \text{ to } 2.$	7V		-0.3		0.6	-0.3		0.6	V
		$V_{CC} = 2.7 \text{V to } 3.6$	6V		-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$				+1	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{O} \leq V_{CC}$	, Output Disable	t	-1		+1	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	L		8	15		8	15	mΑ
	Current		I <sub>OUT</sub> = 0 mA CMOS levels	LL			10			10	mΑ
		f = 1 MHz	Olvioo levels	L		1.5	3		1.5	3	mΑ
				LL							mΑ
I <sub>SB1</sub>	Automatic CE	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2V$ ,		L		2	12		2	12	μΑ
	Power-down Current — CMOS Inputs	$V_{IN} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{IN} \ge V_{I$	/ <sub>IN</sub> ≤0.2V) <u>s a</u> nd Data Only) VE), V <sub>CC</sub> =3.60V	LL			8			8	
I <sub>SB2</sub>	Automatic CE	$\overline{CE} \ge V_{CC} - 0.2$	/,	L		2	12		2	12	μΑ
	Power-down Current — CMOS Inputs	$V_{IN} \ge V_{CC} - 0.2V_{CC}$ f = 0, $V_{CC} = 3.60$		LL			8			8	

- 4.  $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.
- V<sub>IH(max)</sub> = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>cc</sub>(min) and 200 μs wait time after V<sub>cc</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.




## Capacitance for all packages<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	10	pF

#### **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	TSOP II	SOIC	STSOP	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	72	75.13	55	105	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		8.86	8.95	22	13	°C/W

#### **AC Test Loads and Waveforms**




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	Typ. <sup>[7]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 1.5V, \overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	L			9	μΑ
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	LL			6	μΑ
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		•	0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

#### **Data Retention Waveform**




- Tested initially and after any design or process changes that may affect these parameters. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \, \mu s$  or stable at  $V_{CC(min.)} \ge 100 \, \mu s$ .



# Switching Characteristics (Over the Operating Range)<sup>[10]</sup>

		55	ns	70	ns	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	<u> </u>	1	1	· ·	· ·	
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[11]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11,12]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[11]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[11, 12]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-up		55		70	ns
Write Cycle <sup>[13]</sup>	<u> </u>	<u> </u>		1		
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	40		45		ns
t <sub>AW</sub>	Address Set-up to Write End	40		45		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		45		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	10		10		ns

#### **Switching Waveforms**




- Notes:
  10. Test Conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
  11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> for any given device.
  12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.
  13. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
  14. Device is continuously selected. OE, CE = V<sub>IL</sub>.
  15. WE is HIGH for read cycle.




# Switching Waveforms (continued)

# Read Cycle No. 2 (OE Controlled) [15, 16]



# Write Cycle No. 1 (WE Controlled) [17, 19]



- Address valid prior to or coinc<u>ide</u>nt with  $\overline{\text{CE}}$  transition LOW.


  Data I/O is high impedance if  $\overline{\text{OE}} = V_{\text{IH}}$ .

  During this period, the I/Os are in output state and input signals should not be applied.

  If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high-impedance state.



# Switching Waveforms (continued)



#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Χ	Χ	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Output Disabled	Active (Icc)
L	L	Х	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (Icc)

# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62148DV30L-55BVI	BV36A	36-ball Very Fine Pitch BGA (6 mm × 8 mm × 1 mm)	Industrial
	CY62148DV30LL-55BVI			
55	CY62148DV30L-55BVXI	BV36A	36-ball Very Fine Pitch BGA (6 mm x 8 mm x 1 mm) Pb-free	Industrial
	CY62148DV30LL-55BVXI			
55	CY62148DV30L-55ZSXI	ZS-32	32-pin TSOP II Pb-free	Industrial
	CY62148DV30LL-55ZSXI			
55	CY62148DV30L-55SXI	S-32	32-pin SOIC Pb-free	Industrial
	CY62148DV30LL-55SXI			

Document #: 38-05341 Rev \*B





# Ordering Information (continued)


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62148DV30L-70BVI	BV36A	36-ball Very Fine Pitch BGA (6 mm x 8 mm x 1 mm)	Industrial
	CY62148DV30LL-70BVI			
70	CY62148DV30L-70BVXI	BV36A	36-ball Very Fine Pitch BGA (6 mm × 8 mm × 1 mm) Pb-free	Industrial
	CY62148DV30LL-70BVXI			
70	CY62148DV30L-70ZSXI	ZS-32	32-pin TSOP II Pb-free	Industrial
	CY62148DV30LL-70ZSXI			
70	CY62148DV30L-70SXI	S-32	32-pin SOIC Pb-free	Industrial
	CY62148DV30LL-70SXI			

### **Package Diagrams**

#### 36-Lead FBGA (6 x 8 x 1 mm) BV36A












# Package Diagrams (continued)












#### Package Diagrams (continued)

#### 32-Lead (450 MIL) Molded SOIC S34





MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	127480	06/17/03	HRT	Created new data sheet
*A	131041	01/23/04	CBD	Change from Advance to Preliminary
*B	222180	See ECN	AJU	Change from Preliminary to Final Added 70 ns speed bin Modified footnote #6 and #12 Removed MAX value for V <sub>DR</sub> on "Data Retention Characteristics" table Modified input and output capacitance values Added Pb-free ordering information Removed 32-pin STSOP package



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站



PDF 资料下载尽在中发网