CYPRESS PRELIMINARY

## Features

－Operating frequency：DC to 500 MHz
－Supports DDRII SDRAM
－Two operations modes： 25 bit（1：1）and 14 bit（1：2）
－ 1.8 V operation
－Fully JEDEC－compliant（JESD82－7A）
－96－ball FBGA

## Functional Description

All clock and data inputs are compatible with the JEDEC standard for SSTL＿18．The control inputs are LVCMOS．All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR－II DIMM load．The CY2SSTU32864 operates from a differential clock（CK and CK\＃）．Data are registered at the crossing of CK going high，and CK\＃going low．
The C0 input controls the pinout configuration of the 1：2 pinout from A configuration（when low）to B configuration（when high）．The C1 input controls the pinout configuration from 25－bit 1：1（when low）to 14－bit 1：2（when high）．C0 $=1$ and $\mathrm{C} 1=0$ is not allowed and it will default to the $\mathrm{C} 0=\mathrm{C} 1=0$ state ．

## 1．8V，25－bit（1：1）or 14－bit（1：2） JEDEC－Compliant Data Register

The device monitors both DCS\＃and CSR\＃inputs and will gate the Qn outputs from changing states when both DCS\＃and CSR\＃inputs are high．If either DCS\＃or CSR\＃input is low，the Qn outputs will function normally．The RESET input has priority over the DCS\＃and CSR\＃control and will force the outputs low．If the DCS\＃－control functionality is not desired，the CSR\＃ input can be hardwired to ground，in which case the set－up time requirement for DCS\＃would be the same as for the other D data inputs．
The device supports low－power standby operation．When the reset input（RESET\＃）is low，the differential input receivers are disabled，and undriven（floating）data，clock，and reference voltage（VREF）inputs are allowed．In addition，when RESET\＃ is low，all registers are reset and all outputs are forced low．The LVCMOS RESET\＃and Cn inputs must always be held at a valid logic high or low level．To ensure defined outputs from the register before a stable clock has been supplied，RESET\＃ must be held in the low state during power－up．
In the DDR－II RDIMM application，RESET\＃is specified to be completely asynchronous with respect to CK and CK\＃． Therefore，no timing relationship can be guaranteed between the two．When entering reset，the register will be cleared and the outputs will be driven low quickly，relative to the time to disable the differential input receivers．However，when coming out of reset，the register will become active quickly，relative to the time to enable the differential input receivers．

## Pin Configurations



1：2 Register $\mathrm{A} C 0=0, C 1=1$


1：2 Register $B C 0=1, C 1=1$

## Pin Definitions

| Pin Name | Pin Number ( $\mathrm{C} 0=0, \mathrm{C} 1=0$ ) | Pin Number (C0 = 0, C1 = 1) | Pin Number ( $\mathrm{C} 0=1, \mathrm{C} 1=1$ ) | Description |
| :---: | :---: | :---: | :---: | :---: |
| GND | $\begin{aligned} & \text { B3, B4, D3, D4, F3, F4, } \\ & \text { H3, H4, K3, K4, M3, M4, } \\ & \text { P3, P4 } \end{aligned}$ | $\begin{aligned} & \text { B3, B4, D3, D4, F3, } \\ & \text { F4, H3, H4, K3, K4, } \\ & \text { M3, M4, P3, P4 } \end{aligned}$ | $\begin{aligned} & \text { B3, B4, D3, D4, F3, } \\ & \text { F4, H3, H4, K3, K4, } \\ & \text { M3, M4, P3, P4 } \end{aligned}$ | Ground |
| VDD | A4, C3, C4, E3, E4, G3, G4, J3, J4, L3, L4, N3, N4, R3, R4, T4 | $\begin{aligned} & \text { A4, C3, C4, E3, } \\ & \text { E4, G3, G4, J3, J4, } \\ & \text { L3, L4, N3, N4, R3, } \\ & \text { R4, T4 } \end{aligned}$ | $\begin{aligned} & \text { A4, C3, C4, E3, } \\ & \text { E4, G3, G4, J3, J4, } \\ & \text { L3, L4, N3, N4, R3, } \\ & \text { R4, T4 } \end{aligned}$ | Power Supply Voltage |
| VREF | A3, T3 | A3, T3 | A3, T3 | Input Reference Voltage |
| ZOH | J5 | J5 | J5 | Reserved |
| ZOL | J6 | J6 | J6 | Reserved |
| CK | H1 | H1 | H1 | Positive Master Clock |
| CK\# | J1 | J1 | J1 | Negative Master Clock |
| C0 | G6 | G6 | G6 | Configuration Control Input |
| C1 | G5 | G5 | G5 | Configuration Control Input |
| RESET\# | G2 | G2 | G2 | Asynchronous Reset - resets registers and disables Vref data and clock differential input receivers |
| CSR\# | J2 | J2 | J2 | Chip Select-Disables D1-D24 when both CSR\# and DCS\# are High (VDD) |
| DCS\# | H2 | H2 | H2 | Chip Select-Disables D1-D24 when both CSR\# and DCS\# are High (VDD) |
| D1 |  |  | A1 | Data Input - clocked in on the crossing points of CK and CK\# |
| D2-3 | B1, C1 | B1, C1 | B1, C1 | Data Input - clocked in on the crossing points of CK and CK\# |
| D4 |  |  | D1 | Data Input - clocked in on the crossing points of CK and CK\# |
| $\begin{aligned} & \mathrm{D} 5,6,8,9, \\ & 10 \end{aligned}$ | E1, F1, K1, L1, M1 | E1, F1, K1, L1, M1 | E1, F1, K1, L1, M1 | Data Input - clocked in on the crossing points of CK and CK\# |
| D11 | N1 | N1 |  | Data Input - clocked in on the crossing points of CK and CK\# |
| D12, 13 | P1, R1 | P1, R1 | P1, R1 | Data Input - clocked in on the crossing points of CK and CK\# |
| D14 | T1 | T1 |  | Data Input - clocked in on the crossing points of CK and CK\# |
| D15-25 | $\begin{aligned} & \text { B2, C2, E2, F2, K2, L2, } \\ & \text { M2, N2, P2, R2, T2 } \end{aligned}$ |  |  | Data Input - clocked in on the crossing points of CK and CK\# |
| DODT | D1 | D1 | N1 | The outputs of this register bit will not be suspended by the DCS\# and CSR\# Control |
| DCKE | A1 | A1 | T1 | The outputs of this register bit will not be suspended by the DCS\# and CSR\# Control |
| Q1A |  |  | A5 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q2A-3A | B5, C5 | B5, C5 | B5, C5 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q4A |  |  | D5 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| $\begin{aligned} & \text { Q5A, 6A, 8A, } \\ & 9 A, 10 A \end{aligned}$ | E5, F5, K5, L5, M5 | E5, F5, K5, L5, M5 | E5, F5, K5, L5, M5 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q11A | N5 | N5 |  |  |

Pin Definitions (continued)

| Pin Name | Pin Number (C0 = 0, C1 = 0) | Pin Number $(C 0=0, C 1=1)$ | Pin Number (C0 = 1, C1 = 1) | Description |
| :---: | :---: | :---: | :---: | :---: |
| Q12A, Q13A | P5, R5 | P5, R5 | P5, R5 |  |
| Q14A | T5 | T5 |  | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q1B |  |  | A6 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q2B-3B |  | B6, C6 | B6, C6 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q4B |  |  | D6 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| $\begin{aligned} & \text { Q5B, 6B, 8B, } \\ & \text { 9B, 10B, } \end{aligned}$ |  | E6, F6, K6, L6, M6 | E6, F6, K6, L6, M6 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q11B |  | N6 |  | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q12B, 13B |  | P6, R6 | P6, R6 | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q14B |  | T6 |  | Data Outputs that are suspended by the DCS\# and CSR\# control |
| Q15-25 | $\begin{aligned} & \text { B6, C6, E6, F6, K6, L6, } \\ & \text { M6, N6, P6, R6, T6 } \end{aligned}$ |  |  | Data Outputs that are suspended by the DCS\# and CSR\# control |
| QCSA\# | H5 | H5 | H5 | Data outputs that will not be suspended by the DCS\# and CSR\# control |
| QCSB\# |  | H6 | H6 | Data outputs that will not be suspended by the DCS\# and CSR\# control |
| QODTA | D5 | D5 | N5 | Data outputs that will not be suspended by the DCS\# and CSR\# control |
| QODTB |  | D6 | N6 | Data outputs that will not be suspended by the DCS\# and CSR\# control |
| QCKEA | A5 | A5 | T5 | Data outputs that will not be suspended by the DCS\# and CSR\# control |
| QCKEB |  | A6 | T6 | Data outputs that will not be suspended by the DCS\# and CSR\# control |
| NC | A2, A6, D2, D6, G1, H6 | $\begin{aligned} & \hline \text { A2, B2, C2, D2, } \\ & \text { E2, F2, G1, K2, L2, } \\ & \text { M2, N2, P2, R2, T2 } \end{aligned}$ | $\begin{aligned} & \text { A2, B2, C2, D2, } \\ & \text { E2, F2, G1, K2, L2, } \\ & \text { M2, N2, P2, R2, T2 } \end{aligned}$ | No Connect Pins |

Table 1. Flip Flop Function Table

| Inputs |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET\# | DCS\# | CSR\# | CK | CK\# | Dn, DODT, DCKE | Qn | QCS\# | QODT, QCKE |
| H | L | L | $\downarrow$ | $\uparrow$ | L | L | L | L |
| H | L | L | $\downarrow$ | $\uparrow$ | H | H | L | H |
| H | L | L | L or H | L or H | X | Q0 | Q0 | Q0 |
| H | L | H | $\checkmark$ | $\uparrow$ | L | L | L | L |
| H | L | H | $\downarrow$ | $\uparrow$ | H | H | L | H |
| H | L | H | L or H | L or H | X | Q0 | Q0 | Q0 |
| H | H | L | $\downarrow$ | $\uparrow$ | L | L | H | L |
| H | H | L | $\downarrow$ | $\uparrow$ | H | H | H | H |
| H | H | L | L or H | L or H | X | Q0 | Q0 | Q0 |
| H | H | H | $\downarrow$ | $\uparrow$ | L | Q0 | H | L |
| H | H | H | $\downarrow$ | $\uparrow$ | H | Q0 | H | H |
| H | H | H | L or H | L or H | X | Q0 | Q0 | Q0 |
| L | X or Floating | X or Floating | X or Floating | X or Floating | X or Floating | L | L | L |

## Absolute Maximum Conditions ${ }^{[1]}$

| Parameter | Description | Condition | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage Range ${ }^{[2,3]}$ |  | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{OUT}}$ | Output Voltage Range ${ }^{[2,3]}$ |  | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~T}_{\mathrm{S}}$ | Storage Temperature |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Range |  | -0.5 | 2.5 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input Clamp Current | $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}}$ | -50 | 50 | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | Output Clamp Current | $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}}$ | -50 | 50 | mA |
| $\mathrm{I}_{\mathrm{O}}$ | Continuous Output Current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{DD}}$ | -50 | 50 | mA |
|  | Continuous Current through VDD/GND |  | -100 | 100 | mA |

## DC Electrical Specifications

| Parameter | Description | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {A }}$ | Ambient Operating Temp |  | 0 | 70 | C |
| V $\mathrm{V}_{\text {D }}$ | Operating Voltage |  | 1.7 | 1.9 | V |
| $\mathrm{V}_{\text {ICR }}$ | Input Differential Common Mode Voltage Range | CK, CK\# | 0.675 | 1.125 | V |
| $\mathrm{V}_{\text {ID }}$ | Input Differential Voltage | CK, CK\# | 600 | - | mV |
| $\mathrm{V}_{\text {REF }}$ | Voltage Reference |  | $0.49 * V_{\text {DD }}$ | $0.51{ }^{*} V_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {TT }}$ | Terminating Voltage |  | $\mathrm{V}_{\text {REF }}-40 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{REF}}+40 \mathrm{mV}$ | V |
| $\mathrm{V}_{1}$ | Input Voltage |  | 0 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{1}$ | Input Current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or GND | -5 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | AC Input Low Voltage | Data Inputs | - | $\mathrm{V}_{\text {REF }}-250 \mathrm{mV}$ | V |
|  | DC Input Low Voltage | Data Inputs | - | $\mathrm{V}_{\mathrm{REF}}-125 \mathrm{mV}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | AC Input High Voltage | Data Inputs | $\mathrm{V}_{\text {REF }}+250 \mathrm{mV}$ | - | V |
|  | DC Input High Voltage | Data Inputs | $\mathrm{V}_{\text {REF }}+125 \mathrm{mV}$ | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ to 1.9 V | - | 0.2 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ to 1.9 V | $\mathrm{V}_{\mathrm{DD}}-0.2$ | - | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ | 1.2 | - | V |
| IOH | Output High Current |  | - | -8 | mA |
| ${ }^{\text {IOL }}$ | Output Low Current |  | - | 8 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Static Standby Power Supply Current | RESET\# = $\mathrm{G}_{\mathrm{ND}}, \mathrm{IO}=0, \mathrm{~V}_{\mathrm{DD}}=1.9 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
|  | Static Operating Power Supply Current | $\begin{aligned} & \text { RESET\# }=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})} \text { or } \mathrm{V}_{\mathrm{IL}(\mathrm{AC})}, \\ & \mathrm{IO}=0, \mathrm{~V}_{\mathrm{DD}}=1.9 \mathrm{~V} \end{aligned}$ |  | 40 | mA |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stresses ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This value is limited to 2.5 V (max.)

DC Electrical Specifications (continued)

| Parameter | Description | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDDD | Power Supply Current Dynamic Operating Clock Only | RESET\# $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$, CK , CK\# switching $50 \%$ duty cycle, $V_{D D}=1.8 \mathrm{~V}$ | 28 (typical) |  | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | Dynamic Operating per each Data Input | RESET\# $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$, CK, CK\# switching $50 \%$ duty cycle, $V_{D D}=1.8 \mathrm{~V}, 1 \mathrm{IO}$ switching 1:1 configuration | 18 (typical) |  | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | RESET\# $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$, CK , CK\# switching $50 \%$ duty cycle, $V_{D D}=1.8 \mathrm{~V}, 1 \mathrm{IO}$ switching 1:2 configuration | 36 (typical) |  | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | Low Power Active Mode, CLK only | RESET\# $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$, CK , CK\# switching $50 \%$ duty cycle, $V_{D D}=1.8 \mathrm{~V}$, CS Enabled | 27 (typical) |  | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | Low Power Active Mode per each Data Input | RESET\# $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}, \mathrm{CK}$, CK\# switching $50 \%$ duty cycle, $V_{D D}=1.8 \mathrm{~V}, 1 \mathrm{IO}$ switching 1:1 configuration, CS Enabled | 2 (typical) |  | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | RESET\# $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$, CK , CK\# switching $50 \%$ duty cycle, $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, 1 \mathrm{lO}$ switching 1:2 configuration; CS Enabled | 2 (typical) |  | $\mu \mathrm{A} / \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Ci (Data) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {REF }} \pm 250 \mathrm{mV}$ | 2.5 | 3.5 | pF |
|  | Ci (CK and CK\#) | $\mathrm{V}_{\text {IX }}=0.9 \mathrm{~V}, \mathrm{~V}_{\text {ID }}=600 \mathrm{mV}$ | 2 | 3 | pF |
|  | Ci (RESET\#) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or GND | 2.5 |  | pF |

## AC Timing Specifications

| Parameter | Description | Conditions | Min. | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency |  | - | 500 | MHz |
| $\mathrm{T}_{\mathrm{W}}$ | Pulse Duration | CK,CK\# H or L | 1 | - | ns |
| $\mathrm{T}_{\text {ACT }}{ }^{[4,5]}$ | Differential Input Active Time |  | - | 10 | ns |
| $\mathrm{T}_{\text {INACT }}{ }^{[4,5]}$ | Differential Input Inactive Time |  | - | 15 | ns |
| $\mathrm{T}_{\text {SU }}$ | Set up Time | DCS\# before crossing CK,CK\#, CSR = H, CK going high | 0.7 | - | ns |
|  |  | DCS\# before crossing CK,CK\#, CSR = L, CK going high | 0.5 | - | ns |
|  |  | CSR, ODT, CKE and data before crossing CK,CK\#, CK going high | 0.5 | - | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Hold Time | DCS\#, CSRT\#, ODT, CKE and data after crossing CK,CK\#, CK going high | 0.5 | - | ns |
| $\mathrm{T}_{\text {PDM }}$ | Propagation Delay without Switching | From CK, CK\# to Q |  | 1.86 | ns |
| TPDMS | Propagation Delay with Switching | From CK, CK\# to Q simultaneous switching |  | 1.87 | ns |
| $\mathrm{T}_{\text {rPHL }}$ | Propagation Delay from High to Low | RESET\# Start to Q Low |  | 3 | ns |
| $\mathrm{S}_{\text {LR }}$ | Slew Rate Rising | dv/dt_r (20 to 80\%) | 1 | 4 | V/ns |
|  | Slew Rate Falling | dv/dt_f (20 to 80\%) | 1 | 4 | V/ns |
| dv/dt $\Delta$ | Delta between Rising/Falling Rates |  | - | 1 | V/ns |

## Notes:

4. Data and $V_{\text {REF }}$ inputs must be low a minimum time of $T_{A C T}$ max, after RESET\# is taken high
5. Data, $\mathrm{V}_{\text {REF }}$ and clock inputs must be held at valid levels (not floating) a minimum time of $\mathrm{T}_{\text {INACT }}$ max after RESET\# is taken low.


Note: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance
Figure 1. Test Load for Timing Measurements \#1


Figure 2. Slew Rate Measurement Load High to Low


Figure 3. Slew Rate Measurement Load Low to High


Figure 4. Active and Inactive Times


Figure 5. Pulse Duration


Figure 6. Set-up and Hold Times


Figure 7. Propagation Delay


Figure 8. Propagation Delay after RESET\#
Ordering Information

| Part Number | Package Type | Product Flow |
| :--- | :--- | :--- |
| CY2SSTU32864BFXC | 96 -pin FBGA | Commercial, $0^{\circ}$ to $85^{\circ} \mathrm{C}$ |
| CY2SSTU32864BFXCT | $96-$ pin FBGA- Tape and Reel | Commercial, $0^{\circ}$ to $85^{\circ} \mathrm{C}$ |

Package Drawing and Dimensions


All product and company names mentioned in this document are trademarks of their respective holders.

## Document History Page

| Document Title: CY2SSTU32864 1.8V, 25-bit (1:1) or 14-bit (1:2) JEDEC-Compliant Data Register Document Number: 38-07576 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change |
| ** | 129199 | 09/09/03 | RGL | New data sheet |
| *A | 224102 | See ECN | RGL | Added more information to complete the data sheet |
| *B | 269293 | See ECN | RGL | Removed Industrial Temp. Added slew rate test loads |
| *C | 326621 | See ECN | RGL | Data sheet re-write |
| *D | 341657 | See ECN | RGL | Minor Change: Corrected the lead-free coding in the Ordering table |

## 中发网 <br> WWW．Zfa．©n

