

# FastEdge™ Series **CY2PP318**

# 1:8 Differential Clock/Data Fanout Buffer

#### **Features**


- Eight ECL/PECL differential outputs
- Two ECL/PECL differential inputs
- · Hot-swappable/-insertable
- · 34 ps typical output-to-output skew
- 50 ps typical part-to-part skew
- 500 ps typical propagation delay
- 0.13 ps typical RMS phase jitter
- · 7.6 ps typical peak period jitter
- 1.5 GHz Operation (2.2 GHz max. toggle frequency)
- PECL mode supply range: V<sub>CC</sub> = 2.5V± 5% to 3.3V±5% with  $V_{FF} = 0V$
- ECL mode supply range: V<sub>EE</sub> = -2.5V± 5% to -3.3V±5% with  $V_{CC} = 0V$
- Industrial temperature range: –40°C to 85°C
- 28-pin PLCC package
- Temperature compensation like 100K ECL

#### Functional Description

The CY2PP318 is a low-skew, low propagation delay 1-to-8 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to achieve low signal skews at operating frequencies of up to 1.5 GHz.

The device features two differential input paths that are multiplexed internally. This mux is controlled by the CLK SEL pin. The CY2PP318 may function not only as a differential clock buffer but also as a signal-level translator and fanout on ECL/PECL signal to eight ECL/PECL differential loads. An external bias pin, VBB, is provided for this purpose. In such an application, the VBB pin should be connected to either one of the CLKA# or CLKB# inputs and bypassed to ground via a 0.01-μF capacitor.

Since the CY2PP318 introduces negligible jitter to the timing budget, it is the ideal choice for distributing high frequency, high precision clocks across back-planes and boards in communication systems. Furthermore, advanced circuit design schemes, such as internal temperature compensation, ensure that the CY2PP318 delivers consistent performance over various platforms.





## Pin Definitions<sup>[1, 2, 3]</sup>

Pin	Name	I/O	Туре	Description
3	VBB	0	Bias	Reference Voltage Output
26	VEE	-PWR	Power	Negative Supply
1, 8, 15, 22	VCC	+PWR	Power	Positive Supply
28	CLKA	I, PD	ECL/PECL	ECL/PECL Differential Input Clocks
2	CLKA#	I, PD/PU	ECL/PECL	ECL/PECL Differential Input Clocks
4	CLKB	I, PD	ECL/PECL	ECL/PECL Differential Input Clocks
5	CLKB#	I, PD/PU	ECL/PECL	ECL/PECL Differential Input Clocks
27	CLK_SEL	I, PD	ECL/PECL	ECL/PECL Input Clock Select
6	NC			No Connect
25,23,20,18,16,13,11,9	Q(0:7)	0	ECL/PECL	ECL/PECL Differential Output Clocks
24,21,19,17,14,12,10,7	Q(0;7)#	0	ECL/PECL	ECL/PECL Differential Output Clocks

#### Table 1.

Control	Operation
CLK_SEL	
	CLKA, CLKA# input pair is active (Default condition with no connection to pin) CLKA can be driven with ECL- or PECL-compatible signals with respective power configurations
1	CLKB, CLKB# input pair is active. CLKB can be driven with ECL- or PECL-compatible signals with respective power configurations

# **Governing Agencies**

The following agencies provide specifications that apply to the CY2PP318. The agency name and relevant specification is listed below in Table 2.

#### Table 2.

Agency Name	Specification	
JEDEC	JESD 020B (MSL) JESD 51 (Theta JA) JESD 8–2 (ECL) JESD 65–B (skew,jitter)	
Mil-Spec	883E Method 1012.1 (Thermal Theta JC)	

- In the I/O column, the following notation is used: I for Input, O for Output, PD for Pull-Down, PU for Pull-Up, and PWR for Power.
   In ECL mode (negative power supply mode), V<sub>EE</sub> is either –3.3V or –2.5V and V<sub>CC</sub> is connected to GND (0V). In PECL mode (positive power supply mode), V<sub>EE</sub> is connected to GND (0V) and V<sub>CC</sub> is either +3.3V or +2.5V. In both modes, the input and output levels are referenced to the most positive supply (V<sub>CC</sub>) and are between V<sub>CC</sub> and V<sub>EE</sub>.
   V<sub>BB</sub> is available for use for single-ended bias mode for |3.3V| supplies (not |2.5V|).



## **Absolute Maximum Ratings**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>CC</sub>	Positive Supply Voltage	Non-Functional	-0.3	4.6	V
V <sub>EE</sub>	Negative Supply Voltage	Non-Functional	-4.6	0.3	V
T <sub>S</sub>	Temperature, Storage	Non-Functional	-65	+150	°C
T <sub>J</sub>	Temperature, Junction	Non-Functional		150	°C
ESD <sub>h</sub>	ESD Protection	Human Body Model	2000		V
M <sub>SL</sub>	Moisture Sensitivity Level			N.A.	
Gate Count	Total Number of Used Gates	Assembled Die	2	28	gates

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

## **Operating Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
I <sub>BB</sub>	Output Reference Current	Relative to V <sub>BB</sub>		200	uA
LU <sub>I</sub>	Latch Up Immunity	Functional, typical	100		mA
T <sub>A</sub>	Temperature, Operating Ambient	Functional	-40	+85	°C
$\emptyset_{Jc}$	Dissipation, Junction to Case	Functional	39 <sup>[4]</sup>		°C/W
Ø <sub>Ja</sub>	Dissipation, Junction to Ambient	Functional	6	O <sup>[4]</sup>	°C/W
I <sub>EE</sub>	Maximum Quiescent Supply Current	V <sub>EE</sub> pin		100 <sup>[5]</sup>	mA
C <sub>IN</sub>	Input Pin Capacitance			3	pF
L <sub>IN</sub>	Pin Inductance			1	nH
V <sub>IN</sub>	Input Voltage	Relative to V <sub>CC</sub> <sup>[6]</sup>	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>TT</sub>	Output Termination Voltage	Relative to V <sub>CC</sub> <sup>[6]</sup>	V <sub>C</sub>	C – 2	V
V <sub>OUT</sub>	Output Voltage	Relative to V <sub>CC</sub> <sup>[6]</sup>	-0.3	V <sub>CC</sub> + 0.3	V
I <sub>IN</sub>	Input Current <sup>[7]</sup>	$V_{IN} = V_{IL}$ , or $V_{IN} = V_{IH}$		11501	uA

## **PECL DC Electrical Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>CC</sub>	Operating Voltage	2.5V ± 5%, V <sub>EE</sub> = 0.0V 3.3V ± 5%, V <sub>EE</sub> = 0.0V	2.375 3.135	2.625 3.465	V V
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>[8]</sup>	Differential operation	1.2	V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -30 \text{ mA}^{[9]}$	V <sub>CC</sub> – 1.25	V <sub>CC</sub> – 0.7	V
V <sub>OL</sub>	Output Low Voltage V <sub>CC</sub> = 3.3V ± 5% V <sub>CC</sub> = 2.5V ± 5%	I <sub>OL</sub> = -5 mA <sup>[9]</sup>	V <sub>CC</sub> – 1.995 V <sub>CC</sub> –1.995	V <sub>CC</sub> – 1.5 V <sub>CC</sub> – 1.3	V
V <sub>IH</sub>	Input Voltage, High	Single-ended operation	V <sub>CC</sub> – 1.165	$V_{\rm CC} - 0.880^{[10]}$	V
V <sub>IL</sub>	Input Voltage, Low	Single-ended operation	V <sub>CC</sub> – 1.945 <sup>[10]</sup>	V <sub>CC</sub> – 1.625	V
V <sub>BB</sub> [3]	Output Reference Voltage	Relative to V <sub>CC</sub> <sup>[6]</sup>	V <sub>CC</sub> – 1.620	V <sub>CC</sub> – 1.220	V

- Notes:

  4. Theta JA EIA JEDEC 51 test board conditions (typical value); Theta JC 883E Method 1012.1

  5. Power Calculation: V<sub>CC</sub>\* I<sub>EE</sub> +0.5 (I<sub>OH</sub> + I<sub>OL</sub>) (V<sub>OH</sub> V<sub>OL</sub>) (number of differential outputs used); I<sub>EE</sub> does not include current going off chip.

  6. where V<sub>CC</sub> is 3.3V±5% or 2.5V±5%.

  7. Inputs have internal pull-up/pull-down or biasing resistors which affect the input current.

  8. Refer to *Figure 1*.

  9. Equivalent to a termination of 50Ω to VTT. I<sub>OHMIN</sub>= (V<sub>OHMIN</sub> V<sub>TT</sub>)/50; I<sub>OHMAX</sub> = (V<sub>OHMAX</sub> V<sub>TT</sub>)/50; I<sub>OLMIN</sub> = (V<sub>OLMIN</sub> V<sub>TT</sub>)/50; I<sub>OLMIN</sub> = (V<sub>OLMIN</sub> V<sub>TT</sub>)/50.

  10. V<sub>IL</sub> will operate down to V<sub>EE</sub>; V<sub>IH</sub> will operate up to V<sub>CC</sub>.



# **ECL DC Electrical Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>EE</sub>	Negative Power Supply	$-2.5V \pm 5\%$ , $V_{CC} = 0.0V$ $-3.3V \pm 5\%$ , $V_{CC} = 0.0V$	-2.625 -3.465	-2.375 -3.135	V
$V_{CMR}$	Differential cross point voltage <sup>[8]</sup>	Differential operation	V <sub>EE</sub> + 1.2	0V	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -30 mA <sup>[9]</sup>	-1.25	-0.7	V
V <sub>OL</sub>	Output Low Voltage V <sub>EE</sub> = -3.3V ± 5% V <sub>EE</sub> = -2.5V ± 5%	I <sub>OL</sub> = -5 mA <sup>[9]</sup>	-1.995 -1.995	-1.5 -1.3	V
V <sub>IH</sub>	Input Voltage, High	Single-ended operation	-1.165	-0.880 <sup>[10]</sup>	V
$V_{IL}$	Input Voltage, Low	Single-ended operation	-1.945 <sup>[10]</sup>	-1.625	V
V <sub>BB</sub> <sup>[3]</sup>	Output Reference Voltage		-1.620	-1.220	V

## **AC Electrical Specifications**

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
$V_{PP}$	Differential Input Voltage <sup>[8]</sup>	Differential operation	0.1		1.3	V
F <sub>CLK</sub>	Input Frequency	50% duty cycle Standard load			1.5	GHz
T <sub>PD</sub>	Propagation Delay CLKA or CLKB to Output pair	<660 MHz <sup>[11]</sup>	400	500	680	ps
V <sub>O</sub>	Output Voltage (peak-to-peak; see Figure 2)	<1 GHz	0.375	-	_	V
$V_{CMRO}$	Output Common Voltage Range		-	=		V
tsk <sub>(O)</sub>	Output-to-output Skew	<660 MHz <sup>[11]</sup> , See Figure 3	_	-	50	ps
tsk <sub>(PP)</sub>	Part-to-Part Output Skew <sup>[11]</sup>		-	50	150	ps
t <sub>jit(per)</sub>	Output Period Jitter (peak)[12]	156.25 MHz <sup>[11]</sup>	_	7.6	15	ps
t <sub>jit(pn)</sub>	Output RMS Phase Jitter <sup>[11, 12]</sup>	156.25 MHz, broadband, 3.3V	_	0.156	_	ps
	(see Figure 6)	156.25 MHz, Filtered, 3.3V	-	0.134	-	ps
		312.5 MHz, broadband, 3.3V	-	0.275	-	ps
		312.5 MHz, Filtered, 3.3V	-	0.266	-	ps
tsk <sub>(P)</sub>	Output Pulse Skew <sup>[13]</sup>	660 MHz <sup>[11]</sup> , See <i>Figure</i> 3	_	_	35	ps
$T_R, T_F$	Output Rise/Fall Time (see Figure 2)	660 MHz 50% duty cycle Differential 20% to 80%	0.08	ı	0.3	ns

<sup>11. 50%</sup> duty cycle; standard load; differential operation.

12. For further information regarding jitter, please refer to the application note "Understanding data sheet jitter specifications for Cypress timing products".

13. Output pulse skew is the absolute difference of the propagation delay times: | t<sub>PLH</sub> - t<sub>PHL</sub> |.



# **Timing Definitions**




Figure 1. PECL/ECL Input Waveform Definitions




Figure 2. ECL/LVPECL Output




Figure 3. Propagation Delay ( $T_{PD}$ ), output pulse skew ( $|t_{PLH}-t_{PHL}|$ ), and output-to-output skew ( $t_{SK(O)}$ ) for both CLKA or CLKB to Output Pair, PECL/ECL to PECL/ECL



# **Test Configuration**

Standard test load using a differential pulse generator and differential measurement instrument.




Figure 4. CY2PP318 AC Test Reference

## **Supplemental Parametric Information**

RMS Phase Jitter: 0.134 ps typical @ 156.25 MHz, 10 GbE Filter (1.875 MHz – 20 MHz)
0.156 ps typical @ 156.25 MHz, Broadband (Raw Data from 10 Hz – 20 MHz)




Figure 5. Typical Phase-noise Characteristics at 156.25 MHz, 3.3V, Room Temperature



# **Applications Information**

#### **Termination Examples**




Figure 6. Standard LVPECL – PECL Output Termination




Figure 7. Driving a PECL/ECL Single-ended Input




Figure 8. Low-voltage Positive Emitter-coupled Logic (LVPECL) to a Low-voltage Differential Signaling (LVDS) Interface


## **Ordering Information**

Part Number	Package Type	Product Flow
CY2PP318JI	28-pin PLCC	Industrial, –40° to 85°C
CY2PP318JIT	28-pin PLCC – Tape and Reel	Industrial, –40° to 85°C



# **Package Drawing and Dimensions**

#### 28-Lead Plastic Leaded Chip Carrier J64



FastEdge is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Oocument Title: CY2PP318 FastEdge™ Series 1:8 Differential Clock/Data Fanout Buffer Oocument Number: 38-07501					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	122041	02/13/03	RGL	New Data Sheet	
*A	125923	06/11/03	RGL	Shifted the pin location Changed the title (ComLink to FastEdge) Corrected Specs that does not match EROS/IROS	
*B	204240	See ECN	RGL	Change pin 1 from VCC to VCCO	
*C	222602	See ECN	RGL	Changed the ECL and PECL mode ranges in the features section Specified tsk max value to 150ps Replaced I <sub>CC</sub> calculation with power calculation in the footnote. Reformatted datasheet Revised jitter spec as period jitter (rms) Max operating frequency 1.5 GHz	
*D	229352	See ECN	RGL	Added JEDEC Spec for MSL	
*E	247624	See ECN	RGL/GGK	Changed V <sub>OH</sub> and V <sub>OL</sub> to match with the Char Data	
*F	381820	See ECN	RGL/GGK	Updated Jitter Specs, Added typical information	
*G	392938	See ECN	RGL	Added jitter to Features section	



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站



PDF 资料下载尽在中发网