

1:15 Differential Clock/Data Fanout Buffer

Features


- Fifteen ECL/PECL differential outputs grouped in four banks
- Two ECL/PECL differential inputs
- · Selectable divide by two outputs
- · Hot-swappable/-insertable
- 41 ps typical output-to-output skew
- 86 ps typical part-to-part skew
- · 900 ps typical propagation delay
- 0.2 ps typical RMS phase jitter
- · 9 ps typical peak period jitter
- 1.5 GHz operation
- PECL mode supply range: V_{CC} = 2.5V± 5% to 3.3V±5% with V_{EE} = 0V
- ECL mode supply range: V_{EE} = -2.5V± 5% to -3.3V±5% with V_{CC} = 0V
- Industrial temperature range: –40°C to 85°C
- 52-pin 1.4mm TQFP package
- Pin compatible with MC100ES6222

Functional Description

The CY2PP3115 is a low-skew, low propagation delay 1-to-15 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to achieve low signal skews at operating frequencies of up to 1.5 GHz.

The device features two differential input paths that are multiplexed internally. This mux is controlled by the CLK_SEL pin. The CY2PP3115 may function not only as a differential clock buffer but also as a signal-level translator and fanout on ECL/PECL single-ended signal to 15 ECL/PECL differential loads. An external bias pin, VBB, is provided for this purpose. In such an application, the VBB pin should be connected to either one of the CLKA# or CLKB# inputs and bypassed to ground via a 0.01- μ F capacitor.

Since the CY2PP3115 introduces negligible jitter to the timing budget, it is the ideal choice for distributing high frequency, high precision clocks across back-planes and boards in communication systems. Furthermore, advanced circuit design schemes, such as internal temperature compensation, ensure that the CY2PP3115 delivers consistent performance over various platforms.





Pin Definitions^[1, 2, 3]

Pin No.	Name	I/O	Type	Description
1,14,27,30,39,40,47,52	VCC	+PWR	POWER	Power Supply, positive connection
2	MR	I,PD	ECL/PECL	Reset
3,4,11,12	FSEL(A,B,C,D)	I,PD	ECL/PECL	Output Divider Selects
5,8	CLK(0:1)	I,PD	ECL/PECL	Differential Clock Inputs – TRUE
6,9	CLK(0:1)#	I,PD/PU	ECL/PECL	Differential Clock Inputs – COMPLEMENT
10	VBB	0	Bias	Reference Voltage Output
13	VEE	-PWR	POWER	Power Supply, Negative Connection
28,29	NC			No Connect. Pad Only
7	CLK_SEL	I,PD	ECL/PECL	Clock Input Select
26,24,22,20,18,16	QD(0:5)	0	ECL/PECL	Bank D True Output
25,23,21,19,17,15	QD(0:5)#	0	ECL/PECL	Bank D Complement Output
38,36,34,32	QC(0:3)	0	ECL/PECL	Bank C True Output
37,35,33,31	QC(0:3)#	0	ECL/PECL	Bank C Complement Output
46,44,42	QB(0:2)	0	ECL/PECL	Bank B True Output
45,43,41	QB(0:2)#	0	ECL/PECL	Bank B Complement Output
51,49	QA(0:1)	0	ECL/PECL	Bank A True Output
50,48	QA(0:1)#	0	ECL/PECL	Bank A Complement Output

Table 1. Function Table

Control Pin	0	1
FSELA (Asynchronous)	÷1	÷2
FSELB (Asynchronous)	÷1	÷2
FSELC (Asynchronous)	÷1	÷2
FSELD (Asynchronous)	÷1	÷2
CLK_SEL (Asynchronous)	CLK0	CLK1
MR (Asynchronous)	Active	Reset (QX = L and QX# = H)

Governing Agencies

The following agencies provide specifications that apply to the CY2PP3115. The agency name and relevant specification is listed below in Table 2.

Table 2.

Agency Name	Specification
JEDEC	JESD 51 (Theta JA) JESD 8–2 (ECL) JESD 65–B (skew,jitter)
Mil-Spec	883E Method 1012.1 (Thermal Theta JC)

Notes:

- In the I/O column, the following notation is used: I for Input, O for Output, PD for Pull-Down, PU for Pull-Up, and PWR for Power.
 In ECL mode (negative power supply mode), V_{EE} is either -3.3V or -2.5V and V_{CC} is connected to GND (0V). In PECL mode (positive power supply mode), V_{EE} is connected to GND (0V) and V_{CC} is either +3.3V or +2.5V. In both modes, the input and output levels are referenced to the most positive supply (V_{CC}) and are between V_{CC} and V_{EE}.
 V_{BB} is available for use for single-ended bias mode when V_{CC} is +3.3V.



Absolute Maximum Ratings

Parameter	Description	escription Condition		Max.	Unit	
V_{CC}	Positive Supply Voltage	Non-Functional	-0.3	4.6	V	
V _{EE}	Negative Supply Voltage	Non-Functional –4.6 0.3				
T _S	Temperature, Storage	ge Non-Functional –65 +150				
T _J	Temperature, Junction	Non-Functional		150		
ESD _h	ESD Protection	Human Body Model	20	2000		
M _{SL}	Moisture Sensitivity Level			N.A.		
Gate Count	Total Number of Used Gates	Assembled Die	5	50		

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

Operating Conditions

Parameter	Description	Condition	Min.	Max.	Unit
I _{BB}	Output Reference Current	Relative to V _{BB}		[200]	μА
LU _I	Latch Up Immunity	Functional, typical	10	00	mA
T _A	Temperature, Operating Ambient	Functional	-40	+85	°C
Ø _{Jc}	Dissipation, Junction to Case	Functional	22	[4]	°C/W
Ø _{Ja}	Dissipation, Junction to Ambient	Functional	54	ļ ^[4]	°C/W
I _{EE}	Maximum Quiescent Supply Current	V _{EE} pin		200 ^[5]	mA
C _{IN}	Input pin capacitance		3	pF	
L _{IN}	Pin Inductance 1				nΗ
V _{IN}	Input Voltage	-0.3	V _{CC} + 0.3	V	
$V_{BB}^{[3]}$	Output Reference Voltage	tput Reference Voltage Relative to $V_{CC}^{[6]}$ $V_{CC} = 1.620$ $V_{CC} = 1.22$			
V _{TT}	Output Termination Voltage	Relative to V _{CC} ^[6]	V _{CC}	- 2	V
V _{OUT}	Output Voltage Relative to $V_{CC}^{[6]}$ -0.3 $V_{CC} + 0.3$				V
I _{IN}	Input Current ^[7]	$V_{IN} = V_{IL}$, or $V_{IN} = V_{IH}$		l150l	μΑ

PECL DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
V _{CC}	Operating Voltage	2.5V ± 5%, V _{EE} = 0.0V 3.3V ± 5%, V _{EE} = 0.0V	2.375 3.135	2.625 3.465	V V
V _{CMR}	Differential Cross Point Voltage ^[8]	Differential operation	1.2	V _{CC}	V
V _{OH}	Output High Voltage	I _{OH} = -30 mA ^[9]	V _{CC} – 1.25	V _{CC} – 0.7	V
V _{OL}	Output Low Voltage V _{CC} = 3.3V ± 5% V _{CC} = 2.5V ± 5%	I _{OL} = -5 mA ^[9]	V _{CC} – 1.995 V _{CC} –1.995	V _{CC} – 1.5 V _{CC} – 1.3	V V
V _{IH}	Input Voltage, High	Single-ended operation		V _{CC} – 0.880 ^[10]	V
V_{IL}	Input Voltage, Low	Single-ended operation	V _{CC} – 1.945 ^[10]	V _{CC} – 1.625	V

- 4. Theta JA EIA JEDEC 51 test board conditions (typical value); Theta JC 883E Method 1012.1
- 5. Power Calculation: V_{CC} * I_{EE} +0.5 (I_{OH} + I_{OL}) (V_{OH} V_{OL}) (number of differential outputs used); I_{EE} does not include current going off chip. 6. where V_{CC} is 3.3V±5% or 2.5V±5% 7. Inputs have internal pull-up/pull-down or biasing resistors which affect the input current.

- 8. Refer to Figure 1.
- 9. Equivalent to a termination of 50Ω to VTT. $I_{OHMIN} = (V_{OHMIN} V_{TT})/50$; $I_{OHMAX} = (V_{OHMAX} V_{TT})/50$; $I_{OLMIN} = (V_{OLMIN} V_{TT})/50$; I_{OLMI



ECL DC Electrical Specifications

Parameter	Description Condition		Min.	Max.	Unit	
V _{EE}	Negative Power Supply	$-2.5V \pm 5\%$, $V_{CC} = 0.0V$ $-3.3V \pm 5\%$, $V_{CC} = 0.0V$	-2.625 -3.465	-2.375 -3.135	V	
V_{CMR}	Differential cross point voltage ^[8]	Differential operation	V _{EE} + 1.2	0V	V	
V _{OH}	Output High Voltage	I _{OH} = –30 mA ^[9]	-1.25	-0.7	V	
V _{OL}	Output Low Voltage $V_{EE} = -3.3V \pm 5\%$ $V_{EE} = -2.5V \pm 5\%$	I _{OL} = -5 mA ^[9]	-1.995 -1.995	-1.5 -1.3	٧	
V _{IH}	Input Voltage, High	Single-ended operation	-1.165	-0.880 ^[10]	V	
V_{IL}	Input Voltage, Low	Single-ended operation	-1.945 ^[10]	-1.625	V	

AC Electrical Specifications

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
V _{PP}	Differential Input Voltage ^[8]	Differential operation	0.1	_	1.3	V
F _{CLK}	Input Frequency	50% duty cycle standard load		_	1.5	GHz
T _{PD}	Propagation Delay CLKA or CLKB to Output pair	< 1 GHz ^[11]	_	900	1200	ps
Vo	Output Voltage (peak-to-peak; see Figure 2)	< 1 GHz	0.375	_	_	V
V _{CMRO}	Output Common Voltage Range (typical)		_	V _{CC} – 1.425	_	V
tsk ₍₀₎	Output-to-output Skew	<660 MHz ^[11] , see <i>Figure</i> 3	_	41	60	ps
tsk _(PP)	Part-to-Part Output Skew ^[11]		_	86	150	ps
t _{jit(per)}	Output Period Jitter (peak) ^[12]	156.25 MHz ^[11]	_	9	20	ps
t _{jit(pn)}	Output RMS Phase Jitter ^[12]	156.25 MHz, broadband, 3.3V	_	0.285	_	ps
	(see Figure 5)	156.25 MHz, Filtered, 3.3V	_	0.254	-	ps
		312.5 MHz, broadband, 3.3V	_	0.198	_	ps
		312.5 MHz, Filtered, 3.3V	_	0.184	-	ps
tsk _(P)	Output Pulse Skew ^[13]	660 MHz ^[11] , see Figure 3	_	_	75	ps
T_R,T_F	Output Rise/Fall Time (see <i>Figure 2</i>) ^[11]		0.08	-	0.3	ns

Timing Definitions




Figure 1. PECL/ECL Input Waveform Definitions

- Notes:
 11. 50% duty cycle; standard load; differential operation
 12. For further information regarding jitter, please refer to the application note "Understanding data sheet jitter specifications for Cypress timing products".
 13. Output pulse skew is the absolute difference of the propagation delay times: | t_{PLH} t_{PHL} |.






Figure 2. ECL/LVPECL Output




Figure 3. Propagation Delay (T_{PD}), Output Pulse Skew ($|t_{PLH}-t_{PHL}|$), and Output-to-Output Skew ($t_{SK(O)}$) for both CLKA or CLKB to Output Pair, PECL/ECL to PECL/ECL

Test Configuration

Standard test load using a differential pulse generator and differential measurement instrument.




Figure 4. CY2PP3115 AC Test Reference



Supplemental Parametric Information

RMS Phase Jitter: 0.254 ps typical @ 156.25 MHz, 10 GbE Filter (1.875 MHz – 20 MHz) 0.285 ps typical @ 156.25 MHz, Broadband (Raw Data from 10 Hz – 20 MHz)




Figure 5. Typical Phase-noise Characteristics at 156.25 MHz, 3.3V, Room Temperature

Applications Information

Termination Examples




Figure 6. Standard LVPECL - PECL Output Termination






Figure 7. Driving a PECL/ECL Single-ended Input





Figure 8. Low-voltage Positive Emitter-coupled Logic (LVPECL) to a Low-voltage Differential Signaling (LVDS) Interface



One output is shown for clarity

Figure 9. Termination for LVPECL to HTSL Interface for V_{CC} = 2.5V would use X = 50 Ohms, Y = 2300 Ohms, and Z = 1000 Ohms. See application note titled, "PECL Translation, SAW Oscillators, and Specs" for other signaling standards and supplies.


Ordering Information

Part Number	Package Type	Product Flow				
CY2PP3115AI	52-Pin TQFP	Industrial, –40° to 85°C				
CY2PP3115AIT	52-Pin TQFP – Tape and Reel	Industrial, –40° to 85°C				
Lead-free						
CY2PP3115AXI	52-Pin TQFP	Industrial, –40° to 85°C				
CY2PP3115AXIT	52-Pin TQFP – Tape and Reel	Industrial, –40° to 85°C				



Package Drawing and Dimensions

52-Lead Thin Plastic Quad Flat Pack (10x10x1.4 mm) A52



FastEdge is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

	Document Title: CY2PP3115 FastEdge™ Series 1:15 Differential Clock/Data Fanout Buffer Document Number: 38-07502					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	122042	02/12/03	RGL	New Data Sheet		
*A	131090	11/21/03	RGL	Supplied numbers for all specs with TBD after characterization		
*B	235909	See ECN	RGL	Updated AC Specs to agree with char report		
*C	247619	See ECN	RGL/GGK	Changed V _{OH} and V _{OL} to match the Char Data		
*D	380381	See ECN	RGL	Updated Jitter specs Changed single-ended inputs to ECL/PECL Added Lead-free devices		
*E	393409	See ECN	RGL	Corrected the jitter specs		



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站



PDF 资料下载尽在中发网