



# Low-cost 3.3V Zero Delay Buffer

### **Features**

- 10-MHz to 100-/133-MHz operating range, compatible with CPU and PCI bus frequencies
- Zero input-output propagation delay
- Multiple low-skew outputs
  - One input drives five outputs (CY2305C)
  - One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C)
- 75ps typical cycle-cycle jitter (15pF, 66MHz), compatible with Pentium®-based systems
- Test Mode to bypass phase-locked loop (PLL) (CY2309C) only [see "Select Input Decoding" on page 2])
- Available in space-saving 16-pin 150-mil SOIC or 4.4-mm TSSOP packages (CY2309C), and 8-pin, 150-mil SOIC package (CY2305C)
- 3.3V operation
- Industrial temperature available

## **Functional Description**

The CY2305C and CY2309C are die replacement parts for CY2305 and CY2309.

The CY2309C is a low-cost 3.3V zero delay buffer designed to distribute high-speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305C is an 8-pin version of the CY2309C. It accepts one reference input, and drives out five low-skew clocks. The -1H versions of each device operate at up to 100-/133-MHz frequencies, and have higher drive than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.


The CY2309C has two banks of four outputs each, which can be controlled by the Select inputs as shown in the "Select Input Decoding" table on page 2. If all output clocks are not required, BankB can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes.

The CY2305C and CY2309C PLLs enter a power-down mode when there are no rising edges on the REF input. In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 12.0 μA of current draw for commercial temperature devices and 25.0 µA for industrial temperature parts. The CY2309C PLL shuts down in one additional case as shown in the table below.

In the special case when S2:S1 is 1:0, the PLL is bypassed and REF is output from DC to the maximum allowable frequency. The part behaves like a non-zero delay buffer in this mode, and the outputs are not tri-stated.

The CY2305C/CY2309C is available in two/three different configurations, as shown in the Ordering Information Table. The CY2305C-1/CY2309C-1 is the base part. The CY2305-1H/ CY2309-1H is the high-drive version of the -1, and its rise and fall times are much faster than the -1s.

These parts are not intended for 5V input-tolerant applications.





## Pin Description for CY2309C

| Pin | Signal                | Description                                    |
|-----|-----------------------|--|
| 1   | REF <sup>[1]</sup>    | Input reference frequency, 5V-tolerant input   |
| 2   | CLKA1 <sup>[2]</sup>  | Buffered clock output, Bank A                  |
| 3   | CLKA2 <sup>[2]</sup>  | Buffered clock output, Bank A                  |
| 4   | $V_{DD}$              | 3.3V supply                                    |
| 5   | GND                   | Ground   |
| 6   | CLKB1 <sup>[2]</sup>  | Buffered clock output, Bank B                  |
| 7   | CLKB2 <sup>[2]</sup>  | Buffered clock output, Bank B                  |
| 8   | S2 <sup>[3]</sup>     | Select input, bit 2                            |
| 9   | S1 <sup>[3]</sup>     | Select input, bit 1                            |
| 10  | CLKB3 <sup>[2]</sup>  | Buffered clock output, Bank B                  |
| 11  | CLKB4 <sup>[2]</sup>  | Buffered clock output, Bank B                  |
| 12  | GND                   | Ground   |
| 13  | $V_{DD}$              | 3.3V supply                                    |
| 14  | CLKA3 <sup>[2]</sup>  | Buffered clock output, Bank A                  |
| 15  | CLKA4 <sup>[2]</sup>  | Buffered clock output, Bank A                  |
| 16  | CLKOUT <sup>[2]</sup> | Buffered output, internal feedback on this pin |

## Pin Description for CY2305C

| Pin | Signal                | Description  |
|-----|-----------------------|--|
| 1   | REF <sup>[1]</sup>    | Input reference frequency, 5V-tolerant input         |
| 2   | CLK2 <sup>[2]</sup>   | Buffered clock output                                |
| 3   | CLK1 <sup>[2]</sup>   | Buffered clock output                                |
| 4   | GND                   | Ground   |
| 5   | CLK3 <sup>[2]</sup>   | Buffered clock output                                |
| 6   | $V_{DD}$              | 3.3V supply  |
| 7   | CLK4 <sup>[2]</sup>   | Buffered clock output                                |
| 8   | CLKOUT <sup>[2]</sup> | Buffered clock output, internal feedback on this pin |

## **Select Input Decoding for CY2309C**

| S2 | S1 | CLOCK A1-A4 | CLOCK B1-B4 | CLKOUT <sup>[4]</sup> | Output Source | PLL Shutdown |
|----|----|-------------|-------------|-----------------------|---------------|--------------|
| 0  | 0  | Three-state | Three-state | Driven                | PLL           | N            |
| 0  | 1  | Driven      | Three-state | Driven                | PLL           | N            |
| 1  | 0  | Driven      | Driven      | Driven                | Reference     | Y            |
| 1  | 1  | Driven      | Driven      | Driven                | PLL           | N            |

## Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between the input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load, equal to that on other outputs, for obtaining zero input-output delay.

For zero output-output skew, be sure to load all outputs equally. For further information refer to the application note entitled "CY2305 and CY2309 as PCI and SDRAM Buffers."

#### Notes:

- 1. Weak pull-down.
- Weak pull-down on all outputs.
- Weak pull-ups on these inputs.
   This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.



## **Absolute Maximum Conditions**

Supply Voltage to Ground Potential ..... -0.5V to +4.6V DC Input Voltage (Except REF) .....-0.5V to V<sub>DD</sub> + 0.5V DC Input Voltage REF..... -0.5V to 4.6V

| Storage Temperature–65°C to                              | +150°C |
|--|--------|
| Junction Temperature                                     | 150°C  |
| Static Discharge Voltage (per MIL-STD-883, Method 3015)> | 2,000V |

## Operating Conditions for CY2305CSXC-XX and CY2309CSXC-XX Commercial Temp. Devices

| Parameter       | Description  | Min. | Max. | Unit |
|-----------------|--|------|------|------|
| $V_{DD}$        | Supply Voltage   | 3.0  | 3.6  | V    |
| T <sub>A</sub>  | Operating Temperature (Ambient Temperature)  | 0    | 70   | °C   |
| C <sub>L</sub>  | Load Capacitance, below 100 MHz  |      | 30   | pF   |
| C <sub>L</sub>  | Load Capacitance, from 100 MHz to 133 MHz  |      | 10   | pF   |
| C <sub>IN</sub> | Input Capacitance  |      | 7    | pF   |
| t <sub>PU</sub> | Power-up time for all V <sub>DD</sub> s to reach minimum specified voltage (power ramps must be monotonic) | 0.05 | 50   | ms   |

## Electrical Characteristics for CY2305CSXC-XX and CY2309CSXC-XX Commercial Temp. Devices

| Parameter                 | Description                        | Test Conditions  | Min. | Max.  | Unit |
|---------------------------|------------------------------------|--|------|-------|------|
| V <sub>IL</sub>           | Input LOW Voltage <sup>[5]</sup>   |  | -    | 0.8   | V    |
| V <sub>IH</sub>           | Input HIGH Voltage <sup>[5]</sup>  |  | 2.0  | -     | V    |
| I <sub>IL</sub>           | Input LOW Current                  | V <sub>IN</sub> = 0V   | -    | 50.0  | μΑ   |
| I <sub>IH</sub>           | Input HIGH Current                 | $V_{IN} = V_{DD}$  | -    | 100.0 | μΑ   |
| V <sub>OL</sub>           | Output LOW Voltage <sup>[6]</sup>  | I <sub>OL</sub> = 8 mA (-1)<br>I <sub>OH =</sub> 12 mA (-1H)   | _    | 0.4   | V    |
| V <sub>OH</sub>           | Output HIGH Voltage <sup>[6]</sup> | I <sub>OH</sub> = -8 mA (-1)<br>I <sub>OL</sub> = -12 mA (-1H) | 2.4  | _     | V    |
| I <sub>DD</sub> (PD mode) | Power Down Supply Current          | REF = 0 MHz  | -    | 12.0  | μΑ   |
| I <sub>DD</sub>           | Supply Current                     | Unloaded outputs at 66.67 MHz, SEL inputs at V <sub>DD</sub>   | -    | 32.0  | mA   |

# Switching Characteristics for CY2305CSXC-1and CY2309CSC-1 Commercial Temp. Devices[7]

| Parameter         | Name  | Test Conditions  | Min.     | Тур. | Max.          | Unit       |
|-------------------|---|--|----------|------|---------------|------------|
| t1                | Output Frequency  | 30-pF load<br>10-pF load   | 10<br>10 | _    | 100<br>133.33 | MHz<br>MHz |
|                   | Duty Cycle <sup>[6]</sup> = $t_2 \div t_1$                  | Measured at 1.4V, F <sub>out</sub> = 66.67 MHz                                   | 40.0     | 50.0 | 60.0          | %          |
| t3                | Rise Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   |          | _    | 2.50          | ns         |
| t <sub>4</sub>    | Fall Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   |          | _    | 2.50          | ns         |
| t <sub>5</sub>    | Output to Output Skew <sup>[6]</sup>                        | All outputs equally loaded   | _        | _    | 250           | ps         |
| t <sub>6A</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2   | _        | 0    | ±350          | ps         |
| t <sub>6B</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2. Measured in PLL Bypass Mode, CY2309 device only. | 1        | 5    | 8.7           | ns         |
| t <sub>7</sub>    | Device to Device Skew <sup>[6]</sup>                        | Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices                     | _        | 0    | 700           | ps         |
| tJ                | Cycle to Cycle Jitter <sup>[6]</sup>                        | Measured at 66.67 MHz, loaded outputs  | -        | 75   | 200           | ps         |
| t <sub>LOCK</sub> | PLL Lock Time <sup>[6]</sup>                                | Stable power supply, valid clock presented on REF pin                            | ı        | _    | 1.0           | ms         |

- REF input has a threshold voltage of V<sub>DD</sub>/2.
   Parameter is guaranteed by design and characterization. Not 100% tested in production.
   All parameters specified with loaded outputs.



# Switching Characteristics for CY2305CSXC-1H and CY2309CSXC-1H Commercial Temp. Devices [7]

| Parameter         | Name  | Description  | Min.     | Тур. | Max.          | Unit       |
|-------------------|---|--|----------|------|---------------|------------|
| t1                | Output Frequency  | 30-pF load<br>10-pF load   | 10<br>10 | _    | 100<br>133.33 | MHz<br>MHz |
|                   | Duty Cycle <sup>[6]</sup> = t <sub>2</sub> ÷ t <sub>1</sub> | Measured at 1.4V, F <sub>out</sub> = 66.67 MHz                                   | 40.0     | 50.0 | 60.0          | %          |
|                   | Duty Cycle <sup>[6]</sup> = t <sub>2</sub> ÷ t <sub>1</sub> | Measured at 1.4V, F <sub>out</sub> < 50.0 MHz                                    | 45.0     | 50.0 | 55.0          | %          |
| t3                | Rise Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   | _        | -    | 1.50          | ns         |
| t <sub>4</sub>    | Fall Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   | _        | _    | 1.50          | ns         |
| t <sub>5</sub>    | Output to Output Skew <sup>[6]</sup>                        | All outputs equally loaded   | -        | _    | 250           | ps         |
| t <sub>6A</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2   | _        | 0    | ±350          | ps         |
| t <sub>6B</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2. Measured in PLL Bypass Mode, CY2309 device only. | 1        | 5    | 8.7           | ns         |
| t <sub>7</sub>    | Device to Device Skew <sup>[6]</sup>                        | Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices                     | _        | 0    | 700           | ps         |
| t <sub>8</sub>    | Output Slew Rate <sup>[6]</sup>                             | Measured between 0.8V and 2.0V using Test Circuit #2                             | 1        | _    | _             | V/ns       |
| t <sub>J</sub>    | Cycle to Cycle Jitter <sup>[6]</sup>                        | Measured at 66.67 MHz, loaded outputs  | _        | _    | 200           | ps         |
| t <sub>LOCK</sub> | PLL Lock Time <sup>[6]</sup>                                | Stable power supply, valid clock presented on REF pin                            | _        | _    | 1.0           | ms         |

# Operating Conditions for CY2305CSXI-XX and CY2309CSXI-XX Industrial Temp. Devices

| Parameter       | Description                                 | Min. | Max. | Unit |
|-----------------|---|------|------|------|
| $V_{DD}$        | Supply Voltage                              | 3.0  | 3.6  | V    |
| T <sub>A</sub>  | Operating Temperature (Ambient Temperature) | -40  | 85   | °C   |
| C <sub>L</sub>  | Load Capacitance, below 100 MHz             | _    | 30   | pF   |
| C <sub>L</sub>  | Load Capacitance, from 100 MHz to 133 MHz   | -    | 10   | pF   |
| C <sub>IN</sub> | Input Capacitance                           | _    | 7    | pF   |

# Electrical Characteristics for CY2305CSXI-XX and CY2309CSXI-XX Industrial Temp. Devices

| Parameter                 | Description                        | Test Conditions  | Min. | Max.  | Unit |
|---------------------------|------------------------------------|--|------|-------|------|
| $V_{IL}$                  | Input LOW Voltage <sup>[5]</sup>   |  |      | 0.8   | V    |
| V <sub>IH</sub>           | Input HIGH Voltage <sup>[5]</sup>  |  | 2.0  | _     | V    |
| I <sub>IL</sub>           | Input LOW Current                  | V <sub>IN</sub> = 0V   | _    | 50.0  | μА   |
| I <sub>IH</sub>           | Input HIGH Current                 | $V_{IN} = V_{DD}$  | -    | 100.0 | μΑ   |
| V <sub>OL</sub>           | Output LOW Voltage <sup>[6]</sup>  | I <sub>OL</sub> = 8 mA (-1)<br>I <sub>OH</sub> =12 mA (-1H)    | -    | 0.4   | V    |
| V <sub>OH</sub>           | Output HIGH Voltage <sup>[6]</sup> | I <sub>OH</sub> = -8 mA (-1)<br>I <sub>OL</sub> = -12 mA (-1H) | 2.4  | -     | V    |
| I <sub>DD</sub> (PD mode) | Power-down Supply Current          | REF = 0 MHz  | _    | 25.0  | μΑ   |
| I <sub>DD</sub>           | Supply Current                     | Unloaded outputs at 66.67 MHz, SEL inputs at V <sub>DD</sub>   | -    | 35.0  | mA   |



# Switching Characteristics for CY2305CSXI-1and CY2309CSXI-1 Industrial Temp. Devices $^{[7]}$

| Parameter         | Name  | Test Conditions  | Min.     | Тур. | Max.          | Unit       |
|-------------------|---|--|----------|------|---------------|------------|
| t1                | Output Frequency  | 30-pF load<br>10-pF load   | 10<br>10 |      | 100<br>133.33 | MHz<br>MHz |
|                   | Duty Cycle <sup>[6]</sup> = t <sub>2</sub> ÷ t <sub>1</sub> | Measured at 1.4V, F <sub>out</sub> = 66.67 MHz                                   | 40.0     | 50.0 | 60.0          | %          |
| t3                | Rise Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   | _        | _    | 2.50          | ns         |
| t <sub>4</sub>    | Fall Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   | _        | -    | 2.50          | ns         |
| t <sub>5</sub>    | Output to Output Skew <sup>[6]</sup>                        | All outputs equally loaded   | _        | -    | 250           | ps         |
| t <sub>6A</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2   | _        | 0    | ±350          | ps         |
| t <sub>6B</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2. Measured in PLL Bypass Mode, CY2309 device only. | 1        | 5    | 8.7           | ns         |
| t <sub>7</sub>    | Device to Device Skew <sup>[6]</sup>                        | Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices                     | _        | 0    | 700           | ps         |
| t <sub>J</sub>    | Cycle to Cycle Jitter <sup>[6]</sup>                        | Measured at 66.67 MHz, loaded outputs  | _        | 75   | 200           | ps         |
| t <sub>LOCK</sub> | PLL Lock Time <sup>[6]</sup>                                | Stable power supply, valid clock presented on REF pin                            | _        | _    | 1.0           | ms         |


# Switching Characteristics for CY2305CSXI-1H and CY2309CSXI-1H Industrial Temp. Devices<sup>[7]</sup>

| Parameter         | Name  | Description  | Min.     | Тур. | Max.          | Unit       |
|-------------------|---|--|----------|------|---------------|------------|
| t <sub>1</sub>    | Output Frequency  | 30-pF load<br>10-pF load   | 10<br>10 | -    | 100<br>133.33 | MHz<br>MHz |
|                   | Duty Cycle <sup>[6]</sup> = $t_2 \div t_1$                  | Measured at 1.4V, F <sub>out</sub> = 66.67 MHz                                   | 40.0     | 50.0 | 60.0          | %          |
|                   | Duty Cycle <sup>[6]</sup> = t <sub>2</sub> ÷ t <sub>1</sub> | Measured at 1.4V, F <sub>out</sub> < 50.0 MHz                                    | 45.0     | 50.0 | 55.0          | %          |
| t <sub>3</sub>    | Rise Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   | _        | _    | 1.50          | ns         |
| t <sub>4</sub>    | Fall Time <sup>[6]</sup>                                    | Measured between 0.8V and 2.0V   | _        | _    | 1.50          | ns         |
| t <sub>5</sub>    | Output to Output Skew <sup>[6]</sup>                        | All outputs equally loaded   | -        | _    | 250           | ps         |
| t <sub>6A</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2   | -        | 0    | ±350          | ps         |
| t <sub>6B</sub>   | Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[6]</sup> | Measured at V <sub>DD</sub> /2. Measured in PLL Bypass Mode, CY2309 device only. | 1        | 5    | 8.7           | ns         |
| t <sub>7</sub>    | Device to Device Skew <sup>[6]</sup>                        | Measured at V <sub>DD</sub> /2 on the CLKOUT pins of devices                     | -        | 0    | 700           | ps         |
| t <sub>8</sub>    | Output Slew Rate <sup>[6]</sup>                             | Measured between 0.8V and 2.0V using Test Circuit #2                             | 1        | -    |               | V/ns       |
| t <sub>J</sub>    | Cycle to Cycle Jitter <sup>[6]</sup>                        | Measured at 66.67 MHz, loaded outputs  | -        | _    | 200           | ps         |
| t <sub>LOCK</sub> | PLL Lock Time <sup>[6]</sup>                                | Stable power supply, valid clock presented on REF pin                            | _        | _    | 1.0           | ms         |




# **Switching Waveforms**


## **Duty Cycle Timing**




## All Outputs Rise/Fall Time




## **Output-Output Skew**



# **Input-Output Propagation Delay**




## **Device-Device Skew**





# **Test Circuits**




For parameter  $t_8$  (output slew rate) on -1H devices

# **Ordering Information**


| Ordering Code       | Package Type                        | Operating Range |  |  |  |
|---------------------|-------------------------------------|-----------------|--|--|--|
| Lead-free - CY2305C |                                     |                 |  |  |  |
| CY2305CSXC-1        | 8-pin 150-mil SOIC                  | Commercial      |  |  |  |
| CY2305CSXC-1T       | 8-pin 150-mil SOIC – Tape and Reel  | Commercial      |  |  |  |
| CY2305CSXC-1H       | 8-pin 150-mil SOIC                  | Commercial      |  |  |  |
| CY2305CSXC-1HT      | 8-pin 150-mil SOIC – Tape and Reel  | Commercial      |  |  |  |
| CY2305CSXI-1        | 8-pin 150-mil SOIC                  | Industrial      |  |  |  |
| CY2305CSXI-1T       | 8-pin 150-mil SOIC – Tape and Reel  | Industrial      |  |  |  |
| CY2305CSXI-1H       | 8-pin 150-mil SOIC                  | Industrial      |  |  |  |
| CY2305CSXI-1HT      | 8-pin 150-mil SOIC – Tape and Reel  | Industrial      |  |  |  |
| Lead-free - CY2309C |                                     | ·               |  |  |  |
| CY2309CSXC-1        | 16-pin 150-mil SOIC                 | Commercial      |  |  |  |
| CY2309CSXC-1T       | 16-pin 150-mil SOIC – Tape and Reel | Commercial      |  |  |  |
| CY2309CSXC-1H       | 16-pin 150-mil SOIC                 | Commercial      |  |  |  |
| CY2309CSXC-1HT      | 16-pin 150-mil SOIC – Tape and Reel | Commercial      |  |  |  |
| CY2309CSXI-1        | 16-pin 150-mil SOIC                 | Industrial      |  |  |  |
| CY2309CSXI-1T       | 16-pin 150-mil SOIC – Tape and Reel | Industrial      |  |  |  |
| CY2309CSXI-1H       | 16-pin 150-mil SOIC                 | Industrial      |  |  |  |
| CY2309CSXI-1HT      | 16-pin 150-mil SOIC – Tape and Reel | Industrial      |  |  |  |
| CY2309CZXC-1        | 16-pin 4.4-mm TSSOP                 | Commercial      |  |  |  |
| CY2309CZXC-1T       | 16-pin 4.4-mm TSSOP – Tape and Reel | Commercial      |  |  |  |
| CY2309CZXC-1H       | 16-pin 4.4-mm TSSOP                 | Commercial      |  |  |  |
| CY2309CZXC-1HT      | 16-pin 4.4-mm TSSOP – Tape and Reel | Commercial      |  |  |  |
| CY2309CZXI-1        | 16-pin 4.4-mm TSSOP                 | Industrial      |  |  |  |
| CY2309CZXI-1T       | 16-pin 4.4-mm TSSOP – Tape and Reel | Industrial      |  |  |  |
| CY2309CZXI-1H       | 16-pin 4.4-mm TSSOP                 | Industrial      |  |  |  |
| CY2309CZXI-1HT      | 16-pin 4.4-mm TSSOP – Tape and Reel | Industrial      |  |  |  |



## **Package Drawing and Dimensions**




## 16-Lead (150-Mil) SOIC S16





## Package Drawing and Dimensions (continued)

## 16-lead TSSOP 4.40 MM Body Z16.173




DIMENSIONS IN MM[INCHES] MIN.

MAX.

REFERENCE JEDEC MO-153

PACKAGE WEIGHT 0.05gms



Pentium is a registered trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

| REV. | ECN NO. | Issue Date | Orig. of<br>Change | Description of Change  |
|------|---------|------------|--------------------|--|
| **   | 224421  | See ECN    | RGL                | New data sheet   |
| *A   | 268571  | See ECN    | RGL                | Added bullet for 5V tolerant-inputs in the features                                  |
| *B   | 276453  | See ECN    | RGL                | Minor Change: Moved one sentence from the features to the Functional Description     |
| *C   | 303063  | See ECN    | RGL                | Updated data sheet as per characterization data                                      |
| *D   | 318315  | See ECN    | RGL                | Data sheet re-write  |
| *E   | 344815  | See ECN    | RGL                | Minor Error: Corrected the header of all the AC/DC tables with the right parnumbers. |



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站



PDF 资料下载尽在中发网