### APW7077/A



PWM Step-Up DC-DC Converter

#### **Features**

- Low Start-up Voltage 0.9V
- Fixed 300kHZ Operating Frequency
- Built-In Internal Soft Start Circuit
- Low Operating Current
- 3.3V and 5V (±2.5%) Fixed (APW7077) or Adjustable Output Voltage (APW7077A)
- High Efficiency Up to 88% at 400mA
   Output Current
- High Output Current Up to 1A
- Compact Package: SOT-23-5
- Lead Free Available (RoHS Compliant)


## **Applications**

- Cellular and Portable Phones
- Portable Audio
- Camcorders and Digital Still Camera
- Hand-held Instrument
- PDAs

## General Description


The APW7077/A series are multi-function PWM step-up DC-DC converter with an adaptive voltage mode controller and higher efficiency application from one to four cells battery packs. The APW7077/A series are set PWM operating mode, voltage-mode to follow portable application. And built-in driver pin, EXT pin, for connecting to an external transistor or MOSFET during light load, the device will automatically skip switching cycles to maintain high efficiency. The APW7077/A series consists of PWM controller, reference voltage, phase compensation, oscillator, soft-start, driver block. It will provide to operate suitable voltage without external compensation circuit. The APW7077/A series have fixed voltage and adjustable voltage version from a wide input voltage ranges 0.7V to 5.5V for step-up DC-DC converter. The start-up is guaranteed at 1V and the device is operating down to 0.7V. And providing up to 300mA loading current. Besides, low quiescent current (switch-off) is guaranteed.

#### **Pinouts**



SOT-23-5 (Top View)

APW7077




SOT-23-5 (Top View)

APW7077A

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise a comparison of relevant information to verify before placing orders.




## **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

### **Block Diagram**





# **Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply voltage	-0.3 to 7	V
V <sub>IO</sub>	Input / output pins (CE, FB, EXT)	-0.3 to 7	V
T <sub>A</sub>	Operating Ambient Temperature Range	-40 to 85	°C
T <sub>J</sub>	Junction Temperature Range	-40 to 150	°C
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
Ts	Soldering Temperature	300, 10 seconds	°C
V <sub>ESD</sub>	Minimum ESD Rating	±2	kV

# **Pin Descrpition**

Pin N	umber	Pin Name	Function Description	
APW7077	APW7077A		Function Description	
1	3	CE	Chip enable input. High = operating mode; Low = shutdown mode	
5	5	EXT	External MOSFET or transistor drive pin.	
4	4	GND	Ground pins of the circuit.	
Х	2	$V_{DD}$	Supply voltage.	
Х	1	FB	FB: Internal 1.0V reference voltage. Use a resistor divider to set the output voltage from and $Vou\tau = \left(1 + \frac{R2}{R1}\right)VFB$ .	
3	Х	NC	No internal connection to the pin.	
2	Χ	$V_{OUT}$	V <sub>OUT</sub> Provides bootstrap power to the IC.	

## **Thermal Characteristics**

Sy	mbol	Parameter	Value	Unit
F	R <sub>OJA</sub>	Thermal Resistance – Junction to Ambient SOT-23-5	200	°C/W



## **Electrical Characteristics**

(for all values T<sub>A</sub> = 25°C, V<sub>OUT</sub> = 3.3V, unless otherwise noted)

C b. a.l.	Danamatan	Took Constition	Al	PW7077	7A	11	
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
Step-Up	Section				•		
V <sub>IN</sub>	Minimum Operating Input Voltage	$V_{OUT} = V_{DD}$		0.9		V	
$V_{DD}$	Operating Voltage	$V_{IN} = V_{DD}$	1.9		5.5	V	
	Start-up Voltage	$Io<10mA, V_{OUT} = V_{DD} (<5.5V)$		0.9	1	٧	
		$V_{OUT}$ = 12V, Io<10mA, $V_{DD}$ = $V_{IN}$	1.9	2.0		V	
f <sub>SW</sub>	Operating Frequency	$V_{DD} = 3.3V$ , VFB = 0.5V	270	300	330	KHZ	
	Oscillator Frequency Line Regulation	2.0V <v<sub>DD&lt;5.5V</v<sub>		±1.2		%	
$D_{MAX}$	Maximum Duty Cycle	V <sub>FB</sub> = 0.5V	81	88	95	%	
	Maximum Duty Line Regulation		±0.5		%		
Power I	MOSFET						
I <sub>SOURCE</sub>	EXT Output Source Current	Duty≤5%, EXT = V <sub>DD</sub> -0.4V	-70	-110	-150	mA	
I <sub>SINK</sub>	EXT Output Sink Current	Duty≤5%, EXT = 0.4V	80	120	160	mA	
Control	Section		•				
	Output Voltage Range	External Divider	2.0			V	
$V_{FB}$	Feedback Voltage	$I_{LOAD} = 0mA$	0.98	1	1.02	V	
	Feedback Voltage Line Regulation	2.0V <v<sub>DD&lt;5.5V</v<sub>		±0.1		%	
I <sub>FB</sub>	Feedback Input Current	V <sub>FB</sub> = 1.4V		0.03	50	nA	
T <sub>SS</sub>	Soft-start Time		10	25	40	ms	
	Soft-start Threshold Voltage	Duty = 50%		1.65		V	
	Soft-start Hysteresis Voltage			150		mV	
la	Operating Current	$V_{DD} = V_{CE} = 3.3V, V_{FB} = 0.5V$		150	230	μΑ	
Iq	Operating Current	$V_{DD} = V_{CE} = 3.3V, V_{FB} = 1.1V$		100	150	μΑ	
I <sub>OFF</sub>	Stand-by Current	$V_{DD} = V_{CE} = 3.3V, V_{FB} = 1.3V$		17	25	μΑ	
	Switch-off Current	$V_{DD} = 3.3V, V_{CE} = 0V$		1	2	μΑ	
$V_{CE}$	Logic LOW (V <sub>IL</sub> )				0.7	V	
	Logic HIGH(V <sub>IH</sub> )		1.2			V	
I <sub>CE</sub>	CE Pin Input Current	V <sub>CE</sub> = 0V		1	2	μΑ	
		V <sub>CE</sub> = 3.3V		0.07	50	nA	



# **Electrical Characteristics (Cont.)**


(for all values T<sub>A</sub> = 25°C, V<sub>OUT</sub> = 3.3V, unless otherwise noted)

Cumbal	Parameter	Took Condition	Α	PW707	7	11
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Step-Up \$	Section					
V <sub>IN</sub>	Minimum Operating Input Voltage		0.7			V
	Operating Voltage		1		5.5	V
		APW7077_33, lo<10mA		0.9		V
	Ctort up Voltoge	APW7077_33, 10mA <lo<100ma< td=""><td></td><td>1.1</td><td></td><td>V</td></lo<100ma<>		1.1		V
	Start-up Voltage	APW7077_50, lo<10mA		0.9		V
		APW7077_50, 10mA <lo<100ma< td=""><td></td><td>1.1</td><td></td><td>V</td></lo<100ma<>		1.1		V
V <sub>HOLD</sub>	Hold Voltage	I <sub>LOAD</sub> = 10mA		0.7	0.8	V
f <sub>SW</sub> Operating Frequency V <sub>OU</sub>		V <sub>OUT</sub> = 3.3VX96%	270	300	330	KHZ
		V <sub>OUT</sub> = 3.3VX96%	81	88	95	%
Power M	OSFET				,	
I <sub>SOURCE</sub>	EXT Output Source Current	Duty≤5%, EXT = 2.9V	-70	-110	-150	mA
I <sub>SINK</sub>	EXT Output Sink Current	Duty≤5%, EXT = 0.4V	80	120	160	mA
Control S	Section					
V <sub>OUT</sub>	APW7077-33	I <sub>IN</sub> = 0mA	3.218	3.3	3.383	V
	APW7077-50	I <sub>IN</sub> = 0mA	4.875	5	5.125	V
T <sub>SS</sub>	Soft-start Time		10	25	40	ms
	Soft-start Threshold Voltage	Duty = 50%		1.65		V
	Soft-start Hysteresis Voltage			150		mV
la	Operating Current	$V_{CE} = V_{OUT}, V_{OUT} = 0.96V_{OUT}$		200	300	μΑ
Iq	Operating Current	$V_{CE} = V_{OUT}, V_{OUT} = 1.04 V_{OUT}$		160	240	μΑ
I <sub>OFF</sub>	Stand-by Current	$V_{CE} = V_{OUT}, V_{OUT} = 1.3V_{OUT}$		35	55	μΑ
	Switch-off Current	$V_{CE} = 0V$		1	2	μΑ
$V_{CE}$	Logic LOW (V <sub>IL</sub> )				0.7	V
	Logic HIGH (V <sub>IH</sub> )		1.2			V
I <sub>CE</sub>	CE Pin Input Current	$V_{CE} = 0V$		1	2	μΑ
		V <sub>CE</sub> = 2.0V		0.07	50	nA




# **Application Circuit**


Application Circuit for APW7077



Application Circuit for APW7077A



Application Circuit for APW7077A







# **Typical Characteristics**


Start-up/Hold Voltage vs. Output Current

1.6
1.4
1.2
VSTART-up
1
0.8
Vhold
0.4
0.2
VOUT=3.3V
0
50 100 150 200 250 300


Output Current (mA)
























#### Load Transient Waveform




V<sub>IN=3.3</sub>V, V<sub>OUT=12</sub>V, I<sub>OUT=5</sub>mA->50mA->5mA L=10μH, C<sub>OUT=4.7</sub>μF+0.1μF, Cff=560pF CH1:V<sub>OUT</sub>, 100mV/DIV, Time=1ms/DIV CH4:I<sub>OUT</sub>, 20mA/DIV

#### Load Transient Waveform




VIN=3.3V, VOUT=5V, IOUT=10mA->300mA->10mA L=10µH, COUT=22µF+22µF+0.1µF, Cff=33pF CH1:VOUT, 100mV/DIV, Time=1ms/DIV CH4:IOUT, 200mA/DIV


#### EXT Driving Current vs. Supply Voltage





#### EXT Rds, on vs. Supply Voltage



















## **Function Description**

#### Operation

The APW7077/A series are low noise fixed frequency voltage—mode PWM DC—DC controllers, and consist of start—up circuit, reference voltage, oscillator, loop compensation network, PWM control circuit, and low ON resistance driver.

APW7077 provide on—chip feedback resistor and loop compensation network, the system designer can get the regulated fixed output voltage 3.3V and 5.0V with a small number of external components, it is optimized for battery powered portable products where large output current is required. APW7077A provide internal reference voltage 1.0V and output voltage setting by external resistance for higher voltage requirement. The quiescent current is typically 120uA ( $V_{OUT} = 3.3V$ , fsw = 300kHz), and can be further reduced to about 1.0uA when the chip is disabled ( $V_{CE} < 0.7V$ ).

The APW7077/A operation can be best understood by referring to the block diagram. The error amplifier monitors the output voltage via the feedback resistor divider by comparing the feedback voltage with the reference voltage. When the feedback voltage is lower than the reference voltage, the error amplifier output will decrease. The error amplifier output is then compared with the oscillator ramp voltage at the PWM controller.

When the feedback voltage is higher than the reference voltage, the error amplifier output increases and the duty cycle decreases. When the external power switch is on, the current ramps up in the inductor, storing energy in the magnetic field. When the external power switch is off, the energy stored in the magnetic field is transferred to the output filter capacitor and the load. The output filter capacitor stores the charge while the



#### Operation (Cont.)

inductor current is higher than the output current, then sustains the output voltage until the next switching cycle.

As the load current is decreased, the switch transistor turns on for a shorter duty cycle. Under the light load condition, the controller will skip switching cycles to reduce power consumption, so that high efficiency is maintained at light loads.

#### Fixed Output Voltage (for APW7077 only)

The APW7077 V<sub>OUT</sub> is set by an integrate feedback resistor network. This is trimmed to a selected voltage 3.3 V or 5.0 V with an accuracy of +/-2.5%.

#### **Setting Output Voltage (for APW7077A only)**

For APW7077A, the output voltage is adjustable. The output voltage is set using the FB pin and a resistor divider connected to the output as shown in the typical operating circuit. The internal reference voltage is 1.0V with 2% variation, so the ratio of the feedback resistors sets the output voltage according to the following equation:

$$V_{OUT} = (1 + \frac{R2}{R1}) \times 1.0V$$

To avoid the thermal noise from feedback resistor,  $(R_1+R_2)$  resistance smaller than  $1M\Omega$  and 1% variation is recommended.

#### **Soft Start**

There is a soft start function is integration in APW7077/A series to avoid the over shooting when power on. When power is applied to the device, the soft start circuit first pumps up the output voltage to let  $V_{DD}$ (or  $V_{OUT}$ ) approximately 1.65V at a fixed duty cycle 50%. This is the voltage level at which the controller can operate normally. When supply voltage more than 1.65V the internal reference voltage will be

ramp up to let output voltage reach to setting voltage without over shooting issue whenever heavy load or light load condition. The soft start time 25ms is setting by internal circuit.

#### Oscillator

The oscillator frequency is internally set to 300 kHz at an accuracy of +/-10% and with low temperature coefficient of 3.3%/°C.

#### **Enable/Disable Operation**

The APW7077/A series offer IC shutdown mode by chip enable pin (CE pin) to reduce current consumption. When voltage at pin CE is greater than 1.2 V, the chip will be enabled, which means the controller is in normal operation. When voltage at pin CE is less than 0.7 V, the chip is disabled, which means IC is shutdown and quiescent current become 1uA.

The CE pin pull high to VDD(or VDDT) by internal resistor, and this resistance is greater than  $1M\Omega$ . So this chip will enable normally when CE pin floating.

Important: DO NOT apply a voltage between 0.7V to 1.2 V to pin CE as this is the CE pin's hysteresis voltage range. Clearly defined output states can only be obtained by applying voltage out of this range.

#### Compensation

The device is designed to operate in continuous conduction mode. An internal compensation circuit was designed to guarantee stability over the full input/output voltage and full output load range.

#### Step-up Converter Operating Mode

The step-up DC-DC controller is designed to operate in continuous conduction mode (CCM) or discontinuous conduction mode (DCM).

For a step up converter in a CCM, the duty cycle D is



#### Step-up Converter Operating Mode (Cont.)

given by

$$D = \frac{V \text{ OUT } - V \text{ IN}}{V \text{ OUT}}$$

In higher output voltage or small output current application, the step-up DC-DC controller operated in discontinuous conduction mode almost. For a step-up converter in a DCM, the duty cycle D is given by

$$D = \sqrt{\frac{2 \cdot L}{T_S \cdot R_{LOAD}} \cdot \frac{V_{OUT}}{V_{IN}} \left( \frac{V_{OUT}}{V_{IN}} - 1 \right)}$$

External components values can be calculated from these equations, however, the optimized value should obtained through experimental results.

#### **Critical Inductance Value**

The minimum value of inductor to maintain continuous conduction mode can be determined by the following equation.

$$L \ge \frac{\text{Vout} \times \text{D(1-D)}^2}{\text{fsw} \times \text{Io} \times \text{Ratio}}$$

A system can be designed to operate in continuous mode for load currents above a certain level usually 20 to 50% (Ratio define as 0.2~0.5) of full load at minimum input voltage. When  $I_o$  smaller than ( $I_o$ \*Ratio), the controller system will into DCM.

 $\Delta I_{\rm L}$  is the ripple current flowing through the inductor, which affects the output voltage ripple and core losses. Based on 20%(Ratio=0.2) current ripple,  $V_{\rm OUT}$ =5V,  $I_{\rm O}$ =1A and  $V_{\rm IN}$ =1.8V system, the inductance value is calculated as 6.9uH and a 6.8uH inductor is used.

The inductor current ripple has an expression

$$\Delta I_L = \frac{V_{IN} \times D}{fsw \times L}$$

The maximum DC input current can be calculated as

$$I_L(max) = \frac{V_{OUT} \times I_O(max)}{V_{IN}(min)}$$

The inductor peak current can be calculated as

$$lpk = \frac{Vout \times lo}{V_{IN}} + \frac{\Delta lL}{2}$$

#### **NOTES:**

D - On-time duty cycle

I∟-Average inductor current

IPK - Peak inductor current

Io - Desired dc output current

V<sub>IN</sub> - Nominal operating dc input voltage

Vout - Desired dc output voltage

ESR – Equivalent series resistance of the output capacitor

#### **Inductor Selection**

APW7077/A series are designed to work well with a 6.8 to 12uH inductors in most applications 10uH is a sufficiently low value to allow the use of a small surface mount coil, but large enough to maintain low ripple. Lower inductance values supply higher output current, but also increase the ripple and reduce efficiency. Higher inductor values reduce ripple and improve efficiency, but also limit output current. The inductor should have small DCR, usually less than  $1m\Omega$ , to minimize loss. It is necessary to choose an inductor with a saturation current greater than the peak current which the inductor will encounter in the application.

The inductor ripple current is important for a few reasons. One reason is because the peak switch current will be the average inductor current ( $I_L$ ) plus  $\Delta I_L$ .

As a side note, discontinuous operation occurs when the inductor current falls to zero during a switching cycle, or  $\Delta I_{\perp}$  is greater than the average inductor current. Therefore, continuous conduction mode occurs



#### **Inductor Selection (Cont.)**

when  $\Delta I_L$  is less than the average inductor current. Care must be taken to make sure that the switch will not reach its current limit during normal operation.

The inductor must also be sized accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output voltage ripple is also affected by the total ripple current.

#### **Output Capacitor**

The output capacitor is used for sustaining the output voltage when the external MOSFET or bipolar transistor is switched on and smoothing the ripple voltage.

The output capacitance needed is calculated in equations.

Cout(min) = 
$$\frac{\text{lo(max)} \times \text{D}}{\text{fsw} \times \Delta \text{Vout}}$$

The ESR is also important because it determines the peak to peak output voltage ripple according to the approximate equation:

$$ESR = \frac{?V_{OUT}}{?I_{O}}$$

With 1% output voltage ripple, low ESR capacitor should be used to reduce output ripple voltage. In general, a 100uF to 220uF low ESR ( $0.10\Omega$  to  $0.30\Omega$ ) Tantalum capacitor should be appropriate. The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output voltage ripple. A minimum value of  $10\mu$ F is recommended and may be increased to a larger value.

#### **Input Capacitor**

The input capacitor can stabilize the input voltage and minimize peak current ripple from the source. The size used is dependant on the application and board layout.

If the regulator will be loaded uniformly, with very little load changes, and at lower current outputs, the input capacitor size can often be reduced. The size can also be reduced if the input of the regulator is very close to the source output. The size will generally need to be larger for applications where the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value of  $10\mu F$  should be used for the less stressful conditions while a  $22\mu F$  to  $47\mu F$  capacitor may be required for higher power and dynamic loads. Small ESR Tantalum or ceramic capacitor should be suitable and the total input ripple voltage can be calculated

$$\Delta V_{IN} = \Delta I_L \times ESR$$

#### **Design Example**

It is supposed that a step-up DC-DC controller with 3.3 V output delivering a maximum 1000 mA output current with 100 mV output ripple voltage powering from a 2.4 V input is to be designed.

Design parameters:

$$V_{IN} = 2.4 V$$

$$V_{OUT} = 3.3 \text{ V}$$

$$I_O = 1.0 A$$
  
 $\Delta V_{OUT} = 100 \text{ mV}$ 

fsw= 300 kHZ

Ratio = 0.2 (typical for small output ripple voltage)

Assume the diode forward voltage and the transistor saturation voltage are both 0.3V. Determine the maximum steady state duty cycle at  $V_{IN} = 2.4 \text{ V}$ :

Calculate the maximum inductance value which can generate the desired current output and the preferred delta inductor current to average inductor current ratio:

L=10uH



#### Design Example(Cont.)

Determine the average inductor current and peak inductor current:

 $I_{L}$ =1.38A  $\Delta I_{L}$ =0.218A Ipk=1.45A

Therefore, a 10 uH inductor with saturation current larger than 1.73 A can be selected as the initial trial.

Determine the output capacitance value for the desired output ripple voltage:

$$C_{OUT}=33uF$$

The ESR of the output capacitor is  $0.05\Omega$ . Therefore, a Tantalum capacitor with value of 33 uF to 47uF and ESR of  $0.05\Omega$  can be used as the output capacitor. However, according to experimental result, 220uF output capacitor gives better overall operational stability and smaller ripple voltage.

### **External Component Selection**

#### **Diode Selection**

The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output current. The diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the application, the diode current rating must exceed the switch current limit. The diode is the largest source of loss in DC-DC converters. The most importance parameters which affect their efficiency are the forward voltage drop, VF, and the reverse recovery time, trr. The forward voltage drop creates a loss just by having a voltage across the device while a current flowing through it. The reverse recovery time generates a loss when the diode is reverse biased, and the current appears to actually flow backwards through the diode due to the minority carriers being swept from the P-N junction. Using Schottky diodes with lower forward voltage drop will decrease power dissipation and increase efficiency.

#### **External Switch Transistor**

An enhancement N-channel MOSFET or a bipolar NPN transistor can be used as the external switch transistor. Since enhancement MOSFET is a voltage driven device, it is a more efficient switch than a BJT transistor. However, the MOSFET requires a higher voltage to turn on as compared with BJT transistors. An enhancement N-channel MOSFET can be selected by the following guidelines:

- Low ON–resistance, RDS(on).
- Low gate threshold voltage, VGS(th), typically
   1.5V, it is especially important for the low Vout device, like Vout = 2.4V.
- Rated continuous drain current, ID, should be larger than the peak inductor current, i.e. ID > IPK.
- Gate capacitance should be 1200 pF or less.

For bipolar NPN transistor, medium power transistor with continuous collector current typically 1A to 5A and VCE(sat) < 0.2 V should be employed. The driving capability is determined by the DC current gain, HFE, of the transistor and the base resistor, Rb; and



## **External Component Selection (Cont.)**

#### **External Switch Transistor (Cont.)**

the controller's EXT pin must be able to supply the necessary driving current. Rb can be calculated by the following equation:

Since the pulse current flows through the transistor, the exact Rb value should be finely tuned by the experiment. Generally, a small Rb value can increase the output current capability, but the efficiency will decrease due to more energy is used to drive the

transistor. Moreover, a speed—up capacitor, Cb, should be connected in parallel with Rb to reduce switching loss and improve efficiency. Cb can be calculated by the equation below:

It is due to the variation in the characteristics of the transistor used. The calculated value should be used as the initial test value and the optimized value should be obtained by the experiment.

### **Layout Considerations**

#### **Ground Plane**

One point grounding should be used for the output power return ground, the input power return ground, and the device switch ground to reduce noise. The input ground and output ground traces must be thick enough for current to flow through and for reducing ground bounce.

#### **Power Signal Traces**

Low resistance conducting paths should be used for the power carrying traces to reduce power loss so as to improve efficiency (short and thick traces for connecting the inductor L can also reduce stray inductance). Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency.

#### **Output Capacitor**

The output capacitor should be placed close to the output terminals to obtain better smoothing effect on the output ripple.

The output capacitor,  $C_{\text{OUT}}$ , should also be placed close to the IC. Any copper trace connections for the  $C_{\text{OUT}}$  capacitor can increase the series resistance, which directly effects output voltage ripple and efficiency.

#### **Switching Noise Decoupling Capacitor**

On APW7077 fixed voltage application, a  $0.1\mu F$  ceramic capacitor should be placed close to the  $V_{OUT}$  pin and GND pin of the chip to filter the switching spikes in the output voltage monitored by the  $V_{OUT}$  pin.

#### **Feedback Network**

On APW 7077A application, the feedback networks should be connected directly to a dedicated analog ground plane and this ground plane must connect to the GND pin. If no analog ground plane is available then this ground must tie directly to the GND pin. The feedback network, resistors R1 and R2, should be kept close to the FB pin, and away from the inductor, to minimize copper trace connections that can inject noise into the system.

#### **Input Capacitor**


In APW7077A high output voltage application circuit, the input voltage( $V_{IN}$ ) is tied to chip supply pin( $V_{DD}$ ). The input capacitor  $C_{IN}$  in  $V_{IN}$  must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a  $1\mu F$  capacitor can be placed in parallel with  $C_{IN}$ , close to the  $V_{DD}$  pin, to shunt any high frequency noise to ground.




# **Layout Considerations (Cont.)**

# MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS


Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.





**Bottom Layer** 


#### **Demo Board Circuit Layout**







# Packaging Information

SOT-23-5








Dim	Millim	neters	Incl	hes
Dim	Min.	Max.	Min.	Max.
Α	0.95	1.45	0.037	0.057
A1	0.05	0.15	0.002	0.006
A2	0.90	1.30	0.035	0.051
b	0.35	0.55	0.0138	0.0217
D	2.8	3.00	0.110	0.118
Е	2.6	3.00	0.102	0.118
E1	1.5	1.70	0.059	0.067
е	0.0	95	0.0	37
e1	1.9	90	0.0	75
L	0.35	0.55	0.014	0.022
L1	0.20	BSC	0.008 BSC	
L2	0.5	0.7	0.020	0.028
а	0°	10°	0°	10°



# **Physical Specifications**

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

## Reflow Condition (IR/Convection or VPR Reflow)



# **Classificatin Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate $(T_L \text{ to } T_P)$	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T <sub>L</sub> ) - Time (t <sub>L</sub> )	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classificatioon Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface.



## Classificatin Reflow Profiles(Cont.)

Table 1. SnPb Entectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm³  3350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures


Package Thickness	Package Thickness Volume mm <sup>3</sup> <350		Volume mm <sup>3</sup> >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

<sup>\*</sup>Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

## Reliability test program


Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B,A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	$10 \text{ms}, 1_{\text{tr}} > 100 \text{mA}$

# **Carrier Tape & Reel Dimensions**





# Carrier Tape & Reel Dimensions(Cont.)



Application	Α	В	С	J	T1	T2	W	Р	E
	178±1	72 ± 1.0	13.0 + 0.2	2.5 ± 0.15	8.4 ± 2	1.5± 0.3	8.0±0.3	4 ± 0.1	1.75± 0.1
SOT-23-5	F	D	D1	Po	P1	Ao	Во	Ko	t
	3.5 ± 0.05	1.5 +0.1	1.5 +0.1	4.0 ± 0.1	2.0 ± 0.1	3.15 ± 0.1	3.2± 0.1	1.4± 0.1	0.2±0.03

(mm)

# **Cover Tape Dimensions**

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOT-23-5	8	5.3	3000

### **Customer Service**

#### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642000

#### Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd.,

Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel: 886-2-89191368 Fax: 886-2-89191369



中发网 WWW.ZFA.CN
全球最大的PDF中文下载站



PDF 资料下载尽在中发网