捷多邦,专业PCB打样工厂,24小时加急出货

L6219DS



ABSOLUTE MAXIMUM RATINGS at T < 150°C

M <mark>otor Supply Voltage</mark> , V _{BB}
Output Current, L.
(Peak) +1.0 A
(Continuous) +750 mA
Logic Supply Voltage, V _{CC} 7.0 V
Logic Input Voltage Range,
V _{IN}
Output Emitter Voltage, V _{SENSE}
Package Power Dissipation,
P _D See Graph
Operating Temperature Range,
T _A 20°C to +85°C
Storage Temperature Range,
T _s 55°C to +150°C
Output current rating may be limited by duty
cycle, ambient temperature, and heat sinking.
Under any set of conditions, do not exceed the
specified peak current rating or a junction
teroperature of +150°C

DUAL FULL-BRIDGE PWM MOTOR DRIVER

The L6219DS motor driver is designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. Both bridges are capable of sustaining 45 V and include internal pulse-width modulation (PWM) control of the output current to 750 mA. The outputs have been optimized for a low output saturation voltage drop (less than 1.8 V total source plus sink at 500 mA).

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. Two logic-level inputs select output current limits of 0, 33, 67, or 100% of the maximum level. A PHASE input to each bridge determines load current direction.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent cross-over currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

The L6219DS is supplied in a 24-pin surface-mountable SOIC. Its batwing construction provides for maximum package power dissipation in the smallest possible construction. This device is also available on special order for operation from -40°C to +85°C or to +105°C. A lead-free version (100% matte tin leadframe) is also available.

FEATURES

- Interchangeable with SGS L6219DS
- 750 mA Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal Clamp Diodes
- Internal PWM Current Control
- Low Output Saturation Voltage
- Internal Thermal Shutdown Circuitry
- Similar to Dual PBL3717, UC3770

Always order by complete part number:

Part Number	Package
L6219DS	24-pin batwing SOIC
L6219DS-T	24-pin batwing SOIC; Lead-free





PWM CURRENT-CONTROL CIRCUITRY

Dwg. EP-007-5



TRUTH TABLE

PHASE	OUT _A	OUT _B
н	Н	L
L	L	Н

R_{0JA} is measured on typical twosided PCB with minimal copper ground area (77°C/W) or with 3.57 in² copper ground area (49°C/W). See also, Application Note 29501.5, *Improving Batwing Power Dissipation*.



115 Northoast Cutoff, Box 15036

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}$ C, $T_J \le 150^{\circ}$ C, $V_{BB} = 45$ V, $V_{CC} = 4.75$ V to 5.25 V, $V_{REF} = 5.0$ V (unless otherwise noted).

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Drivers (OUT _A or OUT _B)						
Motor Supply Range	V _{BB}		10		45	V
Output Leakage Current		V _{OUT} = V _{BB}	—	< 1.0	50	μA
		V _{OUT} = 0	—	<-1.0	-50	μA
Output Sustaining Voltage	V _{CE(sus)}	I _{OUT} = ±750 mA, L = 3.0 mH	45	_	_	V
Output Saturation Voltage	V _{CE(SAT)}	Sink Driver, I _{OUT} = +500 mA	—	0.4	0.6	V
		Sink Driver, I _{OUT} = +750 mA	—	1.0	1.2	V
		Source Driver, I _{OUT} = -500 mA	—	1.0	1.2	V
		Source Driver, I _{OUT} = -750 mA	—	1.3	1.5	V
Clamp Diode Leakage Current	I _R	V _R = 45 V	—	< 1.0	50	μA
Clamp Diode Forward Voltage	V _F	l _F = 750 mA	—	1.6	2.0	V
Driver Supply Current	I _{BB(ON)}	Both Bridges On, No Load	—	20	25	mA
	I _{BB(OFF)}	Both Bridges Off		5.0	10	mA
Control Logic		I	1			I
Input Voltage	V _{IN(1)}	All inputs	2.4	_	_	V
	V _{IN(0)}	All inputs	-	_	0.8	V
Input Current	I _{IN(1)}	V _{IN} = 2.4 V	<u> </u>	<1.0	20	μA
		V _{IN} = 0.8 V	_	- 3.0	-200	μA
Reference Voltage Range	V _{REF}	Operating	1.5	_	7.5	V
Current Limit Threshold	V _{REF} /V _{COMPIN}	I ₀ = I ₁ = 0.8 V	9.5	10	10.5	_
(at trip point)		I ₀ = 2.4 V, I ₁ = 0.8 V	13.5	15	16.5	_
		I ₀ = 0.8 V, I ₁ = 2.4 V	25.5	30	34.5	_
Thermal Shutdown Temperature	TJ		-	170	_	°C
Total Logic Supply Current		I ₀ = I ₁ = 0.8 V, No Load		40	50	mA
	I _{CC(OFF)}	I ₀ = I ₁ = 2.4 V, No Load	-	10	14	mA
Fixed Off-Time	t _{off}	R _T = 56 kΩ, C _T = 820 pF	<u> </u>	46	_	μs

APPLICATIONS INFORMATION

PWM CURRENT CONTROL

The L6219DS dual bridge is designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor (R_s), internal comparator, and monostable multivibrator.

When the bridge is turned on, current increases in the motor winding and it is sensed by the external sense resistor until the sense voltage (V_{COMPIN}) reaches the level set at the comparator's input:

 $I_{\text{TRIP}} = V_{\text{REF}} / 10 \text{ R}_{\text{s}}$

The comparator then triggers the monostable which turns off the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay (t_d) is typically 2 µs. After turn-off, the motor current decays, circulating through the ground-clamp diode and sink transistor. The source driver's off time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where t_{off} = R_TC_T within the range of 20 kΩ to 100 kΩ and 100 pF to 1000 pF.

The fixed-off time should be short enough to keep the current chopping above the audible range (< 46 μ s) and long enough to properly regulate the current. Because only slow-decay current control is available, short off times (< 10 μ s) require additional efforts to ensure proper current regulation. Factors that can negatively affect the ability to properly regulate the current when using short off times include: higher motor-supply voltage, light load, and longer than necessary blank time.

When the source driver is re-enabled, the winding current (the sense voltage) is again allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.

Loads with high distributed capaci-tances may result in high turn-on current peaks. This peak (appearing across R_s) will attempt to trip the comparator, resulting in erroneous current control or high-frequency oscillations. An external R_cC_c time delay should be used to further delay the action of the comparator. Depending on load type, many applications will not require these external components (SENSE connected to COMP IN).







LOGIC CONTROL OF OUTPUT CURRENT

Two logic level inputs (I_0 and I_1) allow digital selection of the motor winding current at 100%, 67%, 33%, or 0% of the maximum level per the table. The 0% output current condition turns off all drivers in the bridge and can be used as an OUTPUT ENABLE function.

CURRENT-CONTROL TRUTH TABLE

I _o	I ₁	Output Current
L	L	V _{REF} /10 R _S = I _{TRIP}
н	L	$V_{REF}^{}/15 R_{S}^{}$ = 2/3 I $_{TRIP}$
L	Н	$V_{REF}^{}/30 R_{S}^{}$ = 1/3 I $_{TRIP}$
н	Н	0

These logic level inputs greatly enhance the implementation of μ P-controlled drive formats.

During half-step operations, the $I_{_0}$ and $I_{_1}$ allow the μP to control the motor at a constant torque between all positions in an eight-step



sequence. This is accomplished by digitally selecting 100% drive current when only one phase is on and 67% drive current when two phases are on. Logic highs on both I_0 and I_1 turn off all drivers to allow rapid current decay when switching phases. This helps to ensure proper motor operation at high step rates.

The logic control inputs can also be used to select a reduced current level (and reduced power dissipation) for 'hold' conditions and/or increased current (and available torque) for start-up conditions.

GENERAL

The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime (approximately 2 µs) prevents crossover currents that can occur when switching the PHASE input.

All four drivers in the bridge output can be turned off between steps ($I_0 = I_1 \cdot 2.4$ V) resulting in a fast current decay through the internal output clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. The PHASE, I_0 , and I_1 inputs float high.

Varying the reference voltage (V_{REF}) provides continuous control of the peak load current for microstepping applications.

Thermal protection circuitry turns off all drivers when the junction temperature reaches +170°C. It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools to +145°C.

The L6219DS output drivers are optimized for low output saturation voltages—less than 1.8 V total (source plus sink) at 500 mA. Under normal operating conditions, when combined with the excellent thermal properties of the batwing package design, this allows continuous operation of both bridges simultaneously at 500 mA.



Dimensions in Millimeters (controlling dimensions)



NOTES: 1. Webbed lead frame. Leads indicated are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.
- 4. Supplied in standard sticks/tubes of 31 devices or add "TR" to part number for tape and reel.



115 Northoast Cutoff Box 15036

BRIDGE & HALF-BRIDGE DRIVERS

IN ORDER OF 1) OUTPUT CURRENT AND 2) OUTPUT VOLTAGE

Output	Potings *		Features			
mA	V	Description	Interna Diode	al s Outputs F	Internal Protection	Part Number †
±500	18	dual PWM full bridge	Х	DMOS	Х	3965
±650	30	dual PWM full bridge	Х	bipolar	Х	3966
	30	dual PWM full bridge	Х	bipolar	Х	3968
±750	30	dual microstepping full bridge	Х	Darlington/Satlington	™ X	3967
	45	dual PWM full bridge	Х	bipolar	Х	2916
	45	dual PWM full bridge	Х	bipolar	Х	2919
	45	dual PWM full bridge	Х	bipolar	Х	6219
±800	33	dual PWM full bridge	Х	bipolar	Х	3964
±1300	50	PWM full bridge	Х	bipolar	Х	3953
±1500	45	dual PWM full bridge	Х	bipolar	Х	2917
	50	PWM full bridge	sync re	ct DMOS	Х	3948
	50	microstepping full bridge	Х	Darlington/Satlington	™ X	3955
	50	microstepping full bridge	Х	Darlington/Satlington	™ X	3957
	50	dual PWM full bridge	sync re	ct DMOS	Х	3974
±2000	50	PWM full-bridge	Х	Darlington	Х	3952
	50	PWM full-bridge	sync re	ct DMOS	Х	3958
±2500	35	dual microstepping full bridge	sync re	ct DMOS	Х	3977
±3000	50	3-Ø PWM driver	sync re	ct DMOS	Х	3936
—	50	PWM full-bridge	sync re	ct DMOS	Х	3959
	28	3-Ø MOSFET controller	_	DMOS	Х	3933
_	40	3-Ø MOSFET controller	_	DMOS	Х	3935
_	50	3-Ø MOSFET controller	_	DMOS	Х	3932
—	50	3-Ø MOSFET controller	_	DMOS	Х	3938

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits or over-current protection voltage limits.

† Complete part number includes additional characters to indicate operating temperature range and package style.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.



中发网 WWW.ZFA.CN

全球最大的PDF中文下载站

中发网 www.zfa.c



PDF 资料下载尽在中发网