



DCR1570L65

Phase Control Thyristor Preliminary Information

DS5812-1.2 FEB 2006 (LN24430)

FEATURES

- Double Side Cooling
- High Surge Capability

APPLICATIONS

- High Power Drives
- High Voltage Power Supplies
- Static Switches

VOLTAGE RATINGS

Part and Ordering Number	Repetitive Peak Voltages V_{DRM} and V_{RRM} V	Conditions
DCR1570L65	6500	$T_{vj} = -40^{\circ}\text{C}$ to 125°C , $I_{DRM} = I_{RRM} = 300\text{mA}$, $V_{DRM}, V_{RRM} t_p = 10\text{ms}$, $V_{DSM} \& V_{RSM} =$ $V_{DRM} \& V_{RRM} + 100\text{V}$ respectively
DCR1570L60	6000	
DCR1570L55	5500	
DCR1570L50	5000	

Lower voltage grades available.

ORDERING INFORMATION

When ordering, select the required part number shown in the Voltage Ratings selection table.

For example:

DCR1570L65

Note: Please use the complete part number when ordering and quote this number in any future correspondence relating to your order.

KEY PARAMETERS

V_{DRM}	6500V
$I_{T(AV)}$	1568A
I_{TSM}	22000A
dV/dt^*	1500V/ μs
dI/dt	300A/ μs

* Higher dV/dt selections available




Fig. 1 Package outline

CURRENT RATINGS

$T_{case} = 60^{\circ}\text{C}$ unless stated otherwise

Symbol	Parameter	Test Conditions	Max.	Units
Double Side Cooled				
$I_{T(AV)}$	Mean on-state current	Half wave resistive load	1570	A
$I_{T(RMS)}$	RMS value	-	2466	A
I_T	Continuous (direct) on-state current	-	2340	A

SURGE RATINGS

Symbol	Parameter	Test Conditions	Max.	Units
I_{TSM}	Surge (non-repetitive) on-state current	10ms half sine, $T_{case} = 125^{\circ}\text{C}$ $V_R = 0$	22.0	kA
I^2t	I^2t for fusing		2.42	MA^2s

THERMAL AND MECHANICAL RATINGS

Symbol	Parameter	Test Conditions		Min.	Max.	Units
$R_{th(j-c)}$	Thermal resistance – junction to case	Double side cooled	DC	-	0.0117	$^{\circ}\text{C/W}$
		Single side cooled	Anode DC	-	0.0187	$^{\circ}\text{C/W}$
			Cathode DC	-	0.0329	$^{\circ}\text{C/W}$
$R_{th(c-h)}$	Thermal resistance – case to heatsink	Clamping force 37kN (with mounting compound)	Double side	-	0.0025	$^{\circ}\text{C/W}$
			Single side	-	0.005	$^{\circ}\text{C/W}$
T_{vj}	Virtual junction temperature	On-state (conducting)		-	135	$^{\circ}\text{C}$
		Reverse (blocking)		-	125	$^{\circ}\text{C}$
T_{stg}	Storage temperature range			-55	125	$^{\circ}\text{C}$
F_m	Clamping force			33	41	kN

DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Conditions		Min.	Max.	Units
I_{RRM}/I_{DRM}	Peak reverse and off-state current	At V_{RRM}/V_{DRM} , $T_{case} = 125^{\circ}\text{C}$		-	300	mA
dV/dt	Max. linear rate of rise of off-state voltage	To 67% V_{DRM} , $T_j = 125^{\circ}\text{C}$, gate open		-	1500	V/ μs
dI/dt	Rate of rise of on-state current	From 67% V_{DRM} to $2 \times I_{T(AV)}$ Gate source 30V, 10 Ω , $t_r < 0.5\mu\text{s}$, $T_j = 125^{\circ}\text{C}$	Repetitive 50Hz	-	150	A/ μs
			Non-repetitive	-	300	A/ μs
$V_{T(TO)}$	Threshold voltage – Low level	100A to 1500A at $T_{case} = 125^{\circ}\text{C}$		-	1.0	V
	Threshold voltage – High level	1500A to 7200A at $T_{case} = 125^{\circ}\text{C}$		-	1.2	V
r_T	On-state slope resistance – Low level	100A to 1500A at $T_{case} = 125^{\circ}\text{C}$		-	0.615	m Ω
	On-state slope resistance – High level	1500A to 7200A at $T_{case} = 125^{\circ}\text{C}$		-	0.5	m Ω
t_{gd}	Delay time	$V_D = 67\% V_{DRM}$, gate source 30V, 10 Ω $t_r = 0.5\mu\text{s}$, $T_j = 25^{\circ}\text{C}$		TBD	TBD	μs
t_q	Turn-off time	$T_j = 125^{\circ}\text{C}$, $V_R = 200\text{V}$, $dI/dt = 1\text{A}/\mu\text{s}$, $dV_{DR}/dt = 20\text{V}/\mu\text{s}$ linear		-	1200	μs
Q_s	Stored charge	$I_T = 2000\text{A}$, $T_j = 125^{\circ}\text{C}$, $dI/dt = 1\text{A}/\mu\text{s}$,		2000	4500	μC
I_L	Latching current	$T_j = 25^{\circ}\text{C}$, $V_D = 5\text{V}$		TBD	TBD	mA
I_H	Holding current	$T_j = 25^{\circ}\text{C}$, $R_{G-K} = \infty$, $I_{TM} = 500\text{A}$, $I_T = 5\text{A}$		TBD	TBD	mA

GATE TRIGGER CHARACTERISTICS AND RATINGS

Symbol	Parameter	Test Conditions	Max.	Units
V_{GT}	Gate trigger voltage	$V_{DRM} = 5V, T_{case} = 25^{\circ}C$	1.5	V
V_{GD}	Gate non-trigger voltage	At $V_{DRM}, T_{case} = 125^{\circ}C$	TBD	V
I_{GT}	Gate trigger current	$V_{DRM} = 5V, T_{case} = 25^{\circ}C$	250	mA
I_{GD}	Gate non-trigger current	$V_{DRM} = 5V, T_{case} = 25^{\circ}C$	TBD	mA

CURVES




Fig.2 Maximum & minimum on-state characteristics

V_{TM} EQUATION

$$V_{TM} = A + B \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

Where $A = 0.666848$

$B = 0.033446$

$C = 0.000418$

$D = 0.009666$

these values are valid for $T_j = 125^{\circ}C$ for I_T 100A to 7200A




Fig.3 On-state power dissipation – sine wave




Fig.4 Maximum permissible case temperature, double side cooled – sine wave




Fig.5 Maximum permissible heatsink temperature, double side cooled – sine wave




Fig.6 On-state power dissipation – rectangular wave




Fig.7 Maximum permissible case temperature, double side cooled – rectangular wave




Fig.8 Maximum permissible heatsink temperature, double side cooled – rectangular wave




Fig.9 Maximum (limit) transient thermal impedance – junction to case (°C/kW)

		1	2	3	4
Double side cooled	R _i (°C/kW)	0.8342	2.6074	4.2073	4.041
	T _i (s)	0.008639	0.0533503	0.3309504	1.612
Anode side cooled	R _i (°C/kW)	0.9647	2.8312	4.9433	9.909
	T _i (s)	0.0096096	0.0627037	0.4198958	8.908
Cathode side cooled	R _i (°C/kW)	0.9285	2.9366	2.3581	26.683
	T _i (s)	0.0093033	0.0621535	0.3092235	5.835

$$Z_{th} = \sum [R_i \times (1 - \exp. (t/t_i))]$$

$\Delta R_{th(j-c)}$ Conduction

Tables show the increments of thermal resistance $R_{th(j-c)}$ when the device operates at conduction angles other than d.c.

Double side cooling			Anode Side Cooling			Cathode Sided Cooling		
θ°	sine.	rect.	θ°	sine.	rect.	θ°	sine.	rect.
180	1.45	0.98	180	1.43	0.97	180	1.44	0.97
120	1.68	1.40	120	1.66	1.39	120	1.66	1.39
90	1.93	1.64	90	1.90	1.62	90	1.91	1.63
60	2.16	1.90	60	2.12	1.88	60	2.14	1.89
30	2.34	2.19	30	2.30	2.15	30	2.31	2.17
15	2.42	2.34	15	2.37	2.30	15	2.39	2.31




Fig.10 Multi-cycle surge current




Fig.11 Single-cycle surge current




Fig.12 Reverse recovery charge





Fig.13 Reverse recovery current

PACKAGE DETAILS

For further package information, please contact Customer Services. All dimensions in mm, unless stated otherwise. DO NOT SCALE.



Device	Maximum Thickness (mm)	Minimum Thickness (mm)
DCR1374SBA18	34.515	33.965
DCR1375SBA28	34.59	34.04
DCR1376SBA36	34.82	34.27
DCR2690L22	34.515	33.965
DCR2480L28	34.59	34.04
DCR2040L42	34.82	34.27
DCR1850L52	34.94	34.39
DCR1570L65	35.2	34.65
DCR1300L85	35.56	35.01

Nominal weight: 1500g
Clamping force: 37kN ±10%
Lead length: 420mm
Lead terminal connector: M4 ring

Package outline type code: L

Fig.15 Package outline

POWER ASSEMBLY CAPABILITY

The Power Assembly group was set up to provide a support service for those customers requiring more than the basic semiconductor, and has developed a flexible range of heatsink and clamping systems in line with advances in device voltages and current capability of our semiconductors.

We offer an extensive range of air and liquid cooled assemblies covering the full range of circuit designs in general use today. The Assembly group offers high quality engineering support dedicated to designing new units to satisfy the growing needs of our customers.

Using the latest CAD methods our team of design and applications engineers aim to provide the Power Assembly Complete Solution (PACs).

HEATSINKS

The Power Assembly group has its own proprietary range of extruded aluminium heatsinks which have been designed to optimise the performance of Dynex semiconductors. Data with respect to air natural, forced air and liquid cooling (with flow rates) is available on request.

For further information on device clamps, heatsinks and assemblies, please contact your nearest sales representative or Customer Services.

Stresses above those listed in this data sheet may cause permanent damage to the device. In extreme conditions, as with all semiconductors, this may include potentially hazardous rupture of the package. Appropriate safety precautions should always be followed.



<http://www.dynexsemi.com>

e-mail: power_solutions@dynexsemi.com

HEADQUARTERS OPERATIONS
DYNEX SEMICONDUCTOR LTD
Doddington Road, Lincoln
Lincolnshire, LN6 3LF. United Kingdom.
Tel: +44(0)1522 500500
Fax: +44(0)1522 500550

CUSTOMER SERVICE
Tel: +44(0)1522 502753 / 502901. Fax: +44(0)1522 500020

© Dynex Semiconductor 2003 TECHNICAL DOCUMENTATION – NOT FOR
RESALE. PRODUCED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.