

LTC1871-7

High Input Voltage, Current Mode Boost, Flyback and SEPIC Controller

## **FEATURES**

- Optimized for High Input Voltage Applications
- Wide Chip Supply Voltage Range: 6V to 36V
- Internal 7V Low Dropout Voltage Regulator Optimized for 6V-Rated MOSFETs
- Current Mode Control Provides Excellent Transient Response
- High Maximum Duty Cycle (92% Typ)
- ±2% RUN Pin Threshold with 100mV Hysteresis
- ±1% Internal Voltage Reference
- Micropower Shutdown:  $I_0 = 10\mu A$
- Programmable Operating Frequency (50kHz to 1MHz) with One External Resistor
- Synchronizable to an External Clock Up to 1.3 × fosc.
- User-Controlled Pulse Skip or Burst Mode® Operation
- Output Overvoltage Protection
- Can be Used in a No R<sub>SENSE</sub><sup>TM</sup> Mode for V<sub>DS</sub> < 36V</p>
- Small 10-Lead MSOP Package

## **APPLICATIONS**

- Telecom Power Supplies
- 42V Automotive Systems
- 24V Industrial Controls
- IP Phone Power Supplies

## DESCRIPTION

The LTC®1871-7 is a current mode, boost, flyback and SEPIC controller optimized for driving 6V-rated MOSFETs in high voltage applications. The LTC1871-7 works equally well in low or high power applications and requires few components to provide a complete power supply solution. The switching frequency can be set with an external resistor over a 50kHz to 1MHz range, and can be synchronized to an external clock using the MODE/SYNC pin. Burst Mode operation at light loads, a low minimum operating supply voltage of 6V and a low shutdown quiescent current of 10µA make the LTC1871-7 well suited for battery-operated systems. For applications requiring constant frequency operation, Burst Mode operation can be defeated using the MODE/SYNC pin. The LTC1871-7 is available in the 10-lead MSOP package.

PARAMETER	LTC1871-7	LTC1871	
INTV <sub>CC</sub>	7.0V	5.2V	
INTV <sub>CC</sub> UV <sup>+</sup>	5.6V	2.1V	
INTV <sub>CC</sub> UV-	4.6V	1.9V	

LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. No R<sub>SENSE</sub> is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION





Figure 1. Small, Nonisolated 12V Flyback Telecom Housekeeping Supply

## **ABSOLUTE MAXIMUM RATINGS**

# (Note 1)

` ,	
V <sub>IN</sub> Voltage	0.3V to 36V
INTV <sub>CC</sub> Voltage	
INTV <sub>CC</sub> Output Current	50mA
GATE Voltage	
I <sub>TH</sub> , FB Voltages	
RUN Voltage	
MODE/SYNC Voltage	
FREQ Voltage	
SENSE Pin Voltage	
Operating Temperature Range (N	lote 2)
LTC1871E-7	40°C to 85°C
LTC1871I-7	40°C to 125°C
Junction Temperature (Note 3)	125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	
, ,	•

## PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Main Contro	l Loop						.1
V <sub>IN(MIN)</sub>	Minimum Input Voltage			6			V
, ,		I-Grade (Note 2)	•	6			V
$\overline{I_Q}$	Input Voltage Supply Current	(Note 4)					
Continuous Mode	Continuous Mode	$V_{MODE/SYNC} = 5V$ , $V_{FB} = 1.4V$ , $V_{ITH} = 0.75V$			550	1000	μА
		V <sub>MODE/SYNC</sub> = 5V, V <sub>FB</sub> = 1.4V, V <sub>ITH</sub> = 0.75V, I-Grade (Note 2)	•		600	1100	μΑ
	Burst Mode Operation, No Load	V <sub>MODE/SYNC</sub> = 0V, V <sub>ITH</sub> = 0.2V (Note 5)			280	500	μА
		V <sub>MODE/SYNC</sub> = 0V, V <sub>ITH</sub> = 0.2V (Note 5), I-Grade (Note 2)	•		280	600	μА
	Shutdown Mode	V <sub>RUN</sub> = 0V			12	25	μΑ
		V <sub>RUN</sub> = 0V, I-Grade (Note 2)	•		12	25	μΑ
$\overline{V_{RUN}^+}$	Rising RUN Input Threshold Voltage				1.348		V
V <sub>RUN</sub> -	Falling RUN Input Threshold Voltage			1.223	1.248	1.273	V
			•	1.198		1.298	V
V <sub>RUN(HYST)</sub> RUN Pin Input Threshold Hysteres	RUN Pin Input Threshold Hysteresis			50	100	150	m۷
		I-Grade (Note 2)	•	35	100	175	mV
I <sub>RUN</sub>	RUN Input Current				5	60	nA
	Feedback Voltage	V <sub>ITH</sub> = 0.2V (Note 5)		1.218	1.230	1.242	V
			•	1.212		1.248	V
		V <sub>ITH</sub> = 0.2V (Note 5), I-Grade (Note 2)	•	1.205		1.255	V
I <sub>FB</sub>	FB Pin Input Current	V <sub>ITH</sub> = 0.2V (Note 5)			18	60	nA
$\begin{array}{ c c c c c c }\hline \Delta V_{FB} & \text{Line Regulation} \\ \hline \Delta V_{IN} & & & \\ \hline \end{array}$	Line Regulation	$6V \le V_{IN} \le 30V$			0.002	0.02	%/V
		$6V \le V_{IN} \le 30V$ , I-Grade (Note 2)	•		0.002	0.02	%/V

# 

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$\frac{\Delta V_{FB}}{\Delta V_{ITH}}$ Load Regulation		V <sub>MODE/SYNC</sub> = 0V, V <sub>ITH</sub> = 0.5V to 0.9V (Note 5)	•	-1	-0.1		%
		V <sub>MODE/SYNC</sub> = 0V, V <sub>ITH</sub> = 0.5V to 0.9V (Note 5) I-Grade (Note 2)	•	-1	-0.1		%
$\Delta V_{FB(OV)}$	ΔFB Pin, Overvoltage Lockout	V <sub>FB(OV)</sub> – V <sub>FB(NOM)</sub> in Percent		2.5	6	10	%
g <sub>m</sub>	Error Amplifier Transconductance	I <sub>TH</sub> Pin Load = ±5μA (Note 5)			600		μmho
V <sub>ITH(BURST)</sub>	Burst Mode Operation I <sub>TH</sub> Pin Voltage	Falling I <sub>TH</sub> Voltage (Note 5)			0.3		V
V <sub>SENSE(MAX)</sub>	Maximum Current Sense Input Threshold	Duty Cycle < 20%		120	150	180	mV
		Duty Cycle < 20%, I-Grade (Note 2)	•	100		200	mV
I <sub>SENSE(ON)</sub>	SENSE Pin Current (GATE High)	V <sub>SENSE</sub> = 0V			35	70	μΑ
I <sub>SENSE(OFF)</sub>	SENSE Pin Current (GATE Low)	V <sub>SENSE</sub> = 30V			0.1	5	μА
Oscillator							
f <sub>OSC</sub>	Oscillator Frequency	R <sub>FREQ</sub> = 80k		250	300	350	kHz
		R <sub>FREQ</sub> = 80k, I-Grade (Note 2)	•	250	300	350	kHz
	Oscillator Frequency Range			50		1000	kHz
		I-Grade (Note 2)	•	50		1000	kHz
$\overline{D_{MAX}}$	Maximum Duty Cycle			87	92	97	%
		I-Grade (Note 2)	•	87	92	98.5	%
	Recommended Maximum Synchronized Frequency Ratio	f <sub>OSC</sub> = 300kHz (Note 6)			1.25	1.30	
		f <sub>OSC</sub> = 300kHz (Note 6), I-Grade (Note 2)	•		1.25	1.30	
t <sub>SYNC(MIN)</sub>	MODE/SYNC Minimum Input Pulse Width	V <sub>SYNC</sub> = 0V to 5V			25		ns
t <sub>SYNC(MAX)</sub>	MODE/SYNC Maximum Input Pulse Width	V <sub>SYNC</sub> = 0V to 5V			0.8/f <sub>0SC</sub>		ns
V <sub>IL(MODE)</sub>	Low Level MODE/SYNC Input Voltage					0.3	V
, ,		I-Grade (Note 2)	•			0.3	V
V <sub>IH(MODE)</sub>	High Level MODE/SYNC Input Voltage			1.2			V
,		I-Grade (Note 2)	•	1.2			V
R <sub>MODE/SYNC</sub>	MODE/SYNC Input Pull-Down Resistance				50		kΩ
$V_{FREQ}$	Nominal FREQ Pin Voltage				0.62		V
Low Dropout	Regulator						
V <sub>INTVCC</sub>	INTV <sub>CC</sub> Regulator Output Voltage	V <sub>IN</sub> = 8V		6.5	7	7.5	V
		V <sub>IN</sub> = 8V, I-Grade (Note 2)	•	6.5	7	7.5	V
UVLO	INTVCC Undervoltage Lockout Threshold	Rising INTV <sub>CC</sub>			5.6		V
		Falling INTV <sub>CC</sub>			4.6		V
A \ /	INTY D. I. I. D. I.	UVLO Hysteresis			1.0	05	V
$\frac{\Delta V_{\text{INTVCC}}}{\Delta V_{\text{IN1}}}$	INTV <sub>CC</sub> Regulator Line Regulation	8V ≤ V <sub>IN</sub> ≤ 15V			8	25	mV
$\frac{\Delta V_{INTVCC}}{\Delta V_{IN2}}$	INTV <sub>CC</sub> Regulator Line Regulation	$15V \le V_{1N} \le 30V$			70	200	mV
V <sub>LDO(LOAD)</sub>	INTV <sub>CC</sub> Load Regulation	$0 \le I_{INTVCC} \le 20$ mA, $V_{IN} = 8$ V		-2	-0.2		%
V <sub>DROPOUT</sub>	INTV <sub>CC</sub> Regulator Dropout Voltage	V <sub>IN</sub> = 6V, INTV <sub>CC</sub> Load = 20mA			280		mV
<b>GATE Driver</b>							
t <sub>r</sub>	GATE Driver Output Rise Time	C <sub>L</sub> = 3300pF (Note 7)			17	100	ns
t <sub>f</sub>	GATE Driver Output Fall Time	C <sub>L</sub> = 3300pF (Note 7)			8	100	ns

## **ELECTRICAL CHARACTERISTICS**

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

**Note 2:** The LTC1871E-7 is guaranteed to meet performance specifications from 0°C to 70°C junction temperature. Specifications over the -40°C to 85°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC1871I-7 is guaranteed over the full -40°C to 125°C operating junction temperature range.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:

$$T_J = T_A + (P_D \cdot 120^{\circ}C/W)$$


**Note 4:** The dynamic input supply current is higher due to power MOSFET gate charging ( $Q_G \bullet f_{OSC}$ ). See Applications Information.


**Note 5:** The LTC1871-7 is tested in a feedback loop that servos  $V_{FB}$  to the reference voltage with the  $I_{TH}$  pin forced to a voltage between 0V and 1.4V (the no load to full load operating voltage range for the  $I_{TH}$  pin is 0.3V to 1.23V).


**Note 6:** In a synchronized application, the internal slope compensation gain is increased by 25%. Synchronizing to a significantly higher ratio will reduce the effective amount of slope compensation, which could result in subharmonic oscillation for duty cycles greater than 50%.


Note 7: Rise and fall times are measured at 10% and 90% levels.


## TYPICAL PERFORMANCE CHARACTERISTICS



















## TYPICAL PERFORMANCE CHARACTERISTICS


























## TYPICAL PERFORMANCE CHARACTERISTICS







## PIN FUNCTIONS

**RUN (Pin 1):** The RUN pin provides the user with an accurate means for sensing the input voltage and programming the start-up threshold for the converter. The falling RUN pin threshold is nominally 1.248V and the comparator has 100mV of hysteresis for noise immunity. When the RUN pin is below this input threshold, the IC is shut down and the  $V_{IN}$  supply current is kept to a low value (typ  $10\mu A$ ). The Absolute Maximum Rating for the voltage on this pin is 7V.

**I**<sub>TH</sub> (**Pin 2**): Error Amplifier Compensation Pin. The current comparator input threshold increases with this control voltage. Nominal voltage range for this pin is 0V to 1.40V.

**FB** (**Pin 3**): Receives the feedback voltage from the external resistor divider across the output. Nominal voltage for this pin in regulation is 1.230V.

**FREQ (Pin 4):** A resistor from the FREQ pin to ground programs the operating frequency of the chip. The nominal voltage at the FREQ pin is 0.6V.

**MODE/SYNC (Pin 5):** This input controls the operating mode of the converter and allows for synchronizing the operating frequency to an external clock. If the MODE/SYNC pin is connected to ground, Burst Mode operation

is enabled. If the MODE/SYNC pin is connected to INTV $_{CC}$ , or if an external logic-level synchronization signal is applied to this input, Burst Mode operation is disabled and the IC operates in a continuous mode.

GND (Pin 6): Ground Pin.


**GATE (Pin 7):** Gate Driver Output.

INTV<sub>CC</sub> (Pin 8): The Internal 7V Regulator Output. The gate driver and control circuits are powered from this voltage. Decouple this pin locally to the IC ground with a minimum of  $4.7\mu F$  low ESR tantalum or ceramic capacitor. This 7V regulator has an undervoltage lockout circuit with 5.6V and 4.6V rising and falling thresholds, respectively.

**V**<sub>IN</sub> (**Pin 9**): Main Supply Pin. Must be closely decoupled to ground.


**SENSE (Pin 10):** The Current Sense Input for the Control Loop. Connect this pin to a resistor in the source of the power MOSFET. Alternatively, the SENSE pin may be connected to the drain of the power MOSFET, in applications where the maximum  $V_{DS}$  is less than 36V. Internal leading edge blanking is provided for both sensing methods.

# **BLOCK DIAGRAM**




#### **Main Control Loop**

The LTC1871-7 is a constant frequency, current mode controller for DC/DC boost, SEPIC and flyback converter applications. With the LTC1871-7 the current control loop can be closed by sensing the voltage drop either across the power MOSFET switch or across a discrete sense resistor, as shown in Figure 2.



2a. SENSE Pin Connection for Maximum Efficiency (V<sub>SW</sub> < 36V)



2b. SENSE Pin Connection for Precise Control of Peak Current or for  $V_{SW} > 36V$ 

Figure 2. Using the SENSE Pin On the LTC1871-7

For circuit operation, please refer to the Block Diagram of the IC and Figure 1. In normal operation, the power MOSFET is turned on when the oscillator sets the PWM latch and is turned off when the current comparator C1 resets the latch. The divided-down output voltage is compared to an internal 1.230V reference by the error amplifier EA, which outputs an error signal at the  $I_{TH}$  pin. The voltage on the  $I_{TH}$  pin sets the current comparator C1 input threshold. When the load current increases, a fall in the FB voltage relative to the reference voltage causes the  $I_{TH}$  pin to rise, which causes the current comparator C1 to trip at a higher peak inductor current value. The average inductor current will therefore rise until it equals the load current, thereby maintaining output regulation.

The nominal operating frequency of the LTC1871-7 is programmed using a resistor from the FREQ pin to ground and can be controlled over a 50kHz to 1000kHz range. In addition, the internal oscillator can be synchronized to an external clock applied to the MODE/SYNC pin and can be locked to a frequency between 100% and 130% of its nominal value. When the MODE/SYNC pin is left open, it is pulled low by an internal 50k resistor and Burst Mode operation is enabled. If this pin is taken above 2V or an external clock is applied, Burst Mode operation is disabled and the IC operates in continuous mode. With no load (or an extremely light load), the controller will skip pulses in order to maintain regulation and prevent excessive output ripple.

The RUN pin controls whether the IC is enabled or is in a low current shutdown state. A micropower 1.248V reference and comparator C2 allow the user to program the supply voltage at which the IC turns on and off (comparator C2 has 100mV of hysteresis for noise immunity). With the RUN pin below 1.248V, the chip is off and the input supply current is typically only  $10\mu A$ .

An overvoltage comparator OV senses when the FB pin exceeds the reference voltage by 6.5% and provides a reset pulse to the main RS latch. Because this RS latch is reset-dominant, the power MOSFET is actively held off for the duration of an output overvoltage condition.

The LTC1871-7 can be used either by sensing the voltage drop across the power MOSFET or by connecting the SENSE pin to a conventional shunt resistor in the source of the power MOSFET, as shown in Figure 2. Sensing the voltage across the power MOSFET maximizes converter efficiency and minimizes the component count, but limits the output voltage to the maximum rating for this pin (36V). By connecting the SENSE pin to a resistor in the source of the power MOSFET, the user is able to program output voltages significantly greater than 36V.

#### **Programming the Operating Mode**

For applications where maximizing the efficiency at very light loads (e.g., <100 $\mu$ A) is a high priority, the current in the output divider could be decreased to a few microamps and Burst Mode operation should be applied (i.e., the MODE/SYNC pin should be connected to ground).

In applications where fixed frequency operation is more critical than low current efficiency, or where the lowest output ripple is desired, pulse-skip mode operation should be used and the MODE/SYNC pin should be connected to the INTV $_{CC}$  pin. This allows discontinuous conduction mode (DCM) operation down to near the limit defined by the chip's minimum on-time (about 175ns). Below this output current level, the converter will begin to skip cycles in order to maintain output regulation. Figures 3 and 4 show the light load switching waveforms for Burst Mode and pulse-skip mode operation for the converter in Figure 1.

#### **Burst Mode Operation**

Burst Mode operation is selected by leaving the MODE/ SYNC pin unconnected or by connecting it to ground. In normal operation, the range on the I<sub>TH</sub> pin corresponding to no load to full load is 0.30V to 1.2V. In Burst Mode operation, if the error amplifier EA drives the I<sub>TH</sub> voltage below 0.525V, the buffered I<sub>TH</sub> input to the current comparator C1 will be clamped at 0.525V (which corresponds to 25% of maximum load current). The inductor current peak is then held at approximately 30mV divided by the power MOSFET  $R_{DS(ON)}$ . If the  $I_{TH}$  pin drops below 0.30V, the Burst Mode comparator B1 will turn off the power MOSFET and scale back the guiescent current of the IC to 250µA (sleep mode). In this condition, the load current will be supplied by the output capacitor until the I<sub>TH</sub> voltage rises above the 50mV hysteresis of the burst comparator. At light loads, short bursts of switching




Figure 3. LTC1871-7 Burst Mode Operation (MODE/SYNC = 0V) at Low Output Current

(where the average inductor current is 20% of its maximum value) followed by long periods of sleep will be observed, thereby greatly improving converter efficiency. Oscilloscope waveforms illustrating Burst Mode operation are shown in Figure 3.

#### **Pulse-Skip Mode Operation**

With the MODE/SYNC pin tied to a DC voltage above 2V, Burst Mode operation is disabled. The internal, 0.525V buffered  $I_{TH}$  burst clamp is removed, allowing the  $I_{TH}$  pin to directly control the current comparator from no load to full load. With no load, the  $I_{TH}$  pin is driven below 0.30V, the power MOSFET is turned off and sleep mode is invoked. Oscilloscope waveforms illustrating this mode of operation are shown in Figure 4.

When an external clock signal drives the MODE/SYNC pin at a rate faster than the chip's internal oscillator, the oscillator will synchronize to it. In this synchronized mode, Burst Mode operation is disabled. The constant frequency associated with synchronized operation provides a more controlled noise spectrum from the converter, at the expense of overall system efficiency of light loads.

When the oscillator's internal logic circuitry detects a synchronizing signal on the MODE/SYNC pin, the internal oscillator ramp is terminated early and the slope compensation is increased by approximately 30%. As a result, in applications requiring synchronization, it is recommended that the nominal operating frequency of the IC be programmed to be about 75% of the external clock frequency.




Figure 4. LTC1871-7 Low Output Current Operation with Burst Mode Operation Disabled (MODE/SYNC = INTV<sub>CC</sub>)

Attempting to synchronize to too high an external frequency (above 1.3f<sub>0</sub>) can result in inadequate slope compensation and possible subharmonic oscillation (or jitter).

The external clock signal must exceed 2V for at least 25ns, and should have a maximum duty cycle of 80%, as shown in Figure 5. The MOSFET turn on will synchronize to the rising edge of the external clock signal.

#### **Programming the Operating Frequency**

The choice of operating frequency and inductor value is a tradeoff between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET and diode switching losses. However, lower frequency operation requires more inductance for a given amount of load current.

The LTC1871-7 uses a constant frequency architecture that can be programmed over a 50kHz to 1000kHz range with a single external resistor from the FREQ pin to ground, as shown in Figure 1. The nominal voltage on the FREQ pin is 0.6V, and the current that flows into the FREQ pin is used to charge and discharge an internal oscillator capacitor. A graph for selecting the value of  $R_T$  for a given operating frequency is shown in Figure 6.

#### INTV<sub>CC</sub> Regulator Bypassing and Operation

An internal, P-channel low dropout voltage regulator produces the 7V supply which powers the gate driver and




Figure 5. MODE/SYNC Clock Input and Switching Waveforms for Synchronized Operation

logic circuitry within the LTC1871-7, as shown in Figure 7. The INTV<sub>CC</sub> regulator can supply up to 50mA and must be bypassed to ground immediately adjacent to the IC pins with a minimum of  $4.7\mu F$  tantalum or ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the MOSFET gate driver.

The LTC1871-7 contains an undervoltage lockout circuit which protects the external MOSFET from switching at low gate-to-source voltages. This undervoltage circuit senses the  $INTV_{CC}$  voltage and has a 5.6V rising threshold and a 4.6V falling threshold.

For input voltages that don't exceed 8V (the absolute maximum rating for INTV $_{CC}$  is 9V), the internal low dropout regulator in the LTC1871-7 is redundant and the INTV $_{CC}$  pin can be shorted directly to the V $_{IN}$  pin. With the INTV $_{CC}$  pin shorted to V $_{IN}$ , however, the divider that programs the regulated INTV $_{CC}$  voltage will draw 14 $\mu$ A of current from the input supply, even in shutdown mode. For applications that require the lowest shutdown mode input supply current, do not connect the INTV $_{CC}$  pin to V $_{IN}$ . Regardless of whether the INTV $_{CC}$  pin is shorted to V $_{IN}$  or not, it is always necessary to have the driver circuitry bypassed with a 4.7 $\mu$ F ceramic capacitor to ground immediately adjacent to the INTV $_{CC}$  and GND pins.

In an actual application, most of the IC supply current is used to drive the gate capacitance of the power MOSFET. As a result, high input voltage applications in which a large power MOSFET is being driven at high frequencies can




Figure 6. Timing Resistor (R<sub>T</sub>) Value




Figure 7. Bypassing the LDO Regulator and Gate Driver Supply

cause the LTC1871-7 to exceed its maximum junction temperature rating. The junction temperature can be estimated using the following equations:

$$\begin{split} I_{Q(TOT)} &\approx I_Q + f \bullet Q_G \\ P_{IC} &= V_{IN} \bullet (I_Q + f \bullet Q_G) \\ T_J &= T_A + P_{IC} \bullet R_{TH(JA)} \end{split}$$

The total quiescent current  $I_{Q(TOT)}$  consists of the static supply current ( $I_Q$ ) and the current required to charge and discharge the gate of the power MOSFET. The 10-pin MSOP package has a thermal resistance of  $R_{TH(JA)} = 120^{\circ}\text{C/W}$ .

As an example, consider a power supply with  $V_{IN}$  =10V. The switching frequency is 200kHz, and the maximum ambient temperature is 70°C. The power MOSFET chosen is the FDS3670(Fairchild), which has a maximum  $R_{DS(ON)}$  of 35m $\Omega$  (at room temperature) and a maximum total gate charge of 80nC (the temperature coefficient of the gate charge is low).

$$I_{Q(TOT)} = 600\mu A + 80nC \cdot 200kHz = 16.6mA$$
  
 $P_{IC} = 10V \cdot 16.6mA = 166mW$   
 $T_{J} = 70^{\circ}C + 120^{\circ}C/W \cdot 166mW = 89.9^{\circ}C$   
 $T_{JRISE} = 19.9^{\circ}C$ 

This demonstrates how significant the gate charge current can be when compared to the static quiescent current in the IC.

To prevent the maximum junction temperature from being exceeded, the input supply current must be checked when operating in a continuous mode at high  $V_{IN}$ . A tradeoff between the operating frequency and the size of the power MOSFET may need to be made in order to maintain a reliable IC junction temperature. Prior to lowering the operating frequency, however, be sure to check with power MOSFET manufacturers for their latest-and-greatest low  $Q_G$ , low  $R_{DS(ON)}$  devices. Power MOSFET manufacturing technologies are continually improving, with newer and better performance devices being introduced almost yearly.

#### **Output Voltage Programming**

The output voltage is set by a resistor divider according to the following formula:

$$V_0 = 1.230V \bullet \left(1 + \frac{R2}{R1}\right)$$

The external resistor divider is connected to the output as shown in Figure 1, allowing remote voltage sensing. The

resistors R1 and R2 are typically chosen so that the error caused by the current flowing into the FB pin during normal operation is less than 1% (this translates to a maximum value of R1 of about 250k).

# Programming Turn-On and Turn-Off Thresholds with the RUN Pin

The LTC1871-7 contains an independent, micropower voltage reference and comparator detection circuit that remains active even when the device is shut down, as shown in Figure 8. This allows users to accurately program an input voltage at which the converter will turn on and off. The falling threshold voltage on the RUN pin is equal to the internal reference voltage of 1.248V. The comparator has 100mV of hysteresis to increase noise immunity.

The turn-on and turn-off input voltage thresholds are programmed using a resistor divider according to the following formulas:

$$V_{IN(OFF)} = 1.248V \cdot \left(1 + \frac{R2}{R1}\right)$$
$$V_{IN(ON)} = 1.348V \cdot \left(1 + \frac{R2}{R1}\right)$$

The resistor R1 is typically chosen to be less than 1M.

For applications where the RUN pin is only to be used as a logic input, the user should be aware of the 7V Absolute Maximum Rating for this pin! The RUN pin can be connected to the input voltage through an external 1M resistor, as shown in Figure 8c, for "always on" operation.




Figure 8a. Programming the Turn-On and Turn-Off Thresholds Using the RUN Pin




Figure 8b. On/Off Control Using External Logic




Figure 8c. External Pull-Up Resistor On RUN Pin for "Always On" Operation

#### **Application Circuits**

A basic LTC1871-7 application circuit is shown in Figure 9. External component selection is driven by the characteristics of the load and the input supply. The first topology to be analyzed will be the boost converter, followed by SEPIC (single-ended primary inductance converter).

#### **Boost Converter: Duty Cycle Considerations**

For a boost converter operating in a continuous conduction mode (CCM), the duty cycle of the main switch is:

$$D = \left(\frac{V_0 + V_D - V_{IN}}{V_0 + V_D}\right)$$

where  $V_D$  is the forward voltage of the boost diode. For converters where the input voltage is close to the output voltage, the duty cycle is low and for converters that develop a high output voltage from a low voltage input supply, the duty cycle is high. The maximum output voltage for a boost converter operating in CCM is:

$$V_{O(MAX)} = \frac{V_{IN(MIN)}}{\left(1 - D_{MAX}\right)} - V_{D}$$

The maximum duty cycle capability of the LTC1871-7 is typically 92%. This allows the user to obtain high output voltages from low input supply voltages.

#### **Boost Converter: The Peak and Average Input Currents**

The control circuit in the LTC1871-7 is measuring the input current typically using a sense resistor in the MOSFET source, so the output current needs to be reflected back to the input in order to dimension the power MOSFET properly. Based on the fact that, ideally, the output power is equal to the input power, the maximum average input current is:

$$I_{IN(MAX)} = \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

The peak input current is:

$$I_{IN(PEAK)} = \left(1 + \frac{\chi}{2}\right) \cdot \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

M1: SILICONIX/VISHAY Si7370DP

The maximum duty cycle,  $D_{\mbox{\scriptsize MAX}},$  should be calculated at minimum  $V_{\mbox{\scriptsize IN}}.$ 




Figure 9. A High Efficiency 42V, 1.5A Automotive Boost Converter

C<sub>OUT2</sub>: TDK C5750X5R1H106M

TDK C5750X5R1H106M

C<sub>OUT1</sub>: SANYO 100CV68FS

CINIO:

#### Boost Converter: Ripple Current $\Delta I_1$ and the 'X' Factor

The constant ' $\chi$ ' in the equation above represents the percentage peak-to-peak ripple current in the inductor, relative to its maximum value. For example, if 30% ripple current is chosen, then  $\chi = 0.30$ , and the peak current is 15% greater than the average.

For a current mode boost regulator operating in CCM, slope compensation must be added for duty cycles above 50% in order to avoid subharmonic oscillation. For the LTC1871-7, this ramp compensation is internal. Having an internally fixed ramp compensation waveform, however, does place some constraints on the value of the inductor and the operating frequency. If too large an inductor is used, the resulting current ramp ( $\Delta l_1$ ) will be small relative to the internal ramp compensation (at duty cycles above 50%), and the converter operation will approach voltage mode (ramp compensation reduces the gain of the current loop). If too small an inductor is used, but the converter is still operating in CCM (near critical conduction mode), the internal ramp compensation may be inadequate to prevent subharmonic oscillation. To ensure good current mode gain and avoid subharmonic oscillation, it is recommended that the ripple current in the inductor fall in the range of 20% to 40% of the maximum average current. For example, if the maximum average input current is 1A, choose a  $\Delta I_1$  between 0.2A and 0.4A, and a value ' $\chi$ ' between 0.2 and 0.4.

#### **Boost Converter: Inductor Selection**

Given an operating input voltage range, and having chosen the operating frequency and ripple current in the inductor, the inductor value can be determined using the following equation:

$$L = \frac{V_{IN(MIN)}}{\Delta I_I \bullet f} \bullet D_{MAX}$$

where:

$$\Delta I_L = \chi \bullet \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

Remember that boost converters are **not** short-circuit protected. Under a shorted output condition, the inductor current is limited only by the input supply capability. For

applications requiring a step-up converter that is short-circuit protected, please refer to the applications section covering SEPIC converters.

The minimum required saturation current of the inductor can be expressed as a function of the duty cycle and the load current, as follows:

$$I_{L(SAT)} \ge \left(1 + \frac{\chi}{2}\right) \cdot \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

The saturation current rating for the inductor should be checked at the minimum input voltage (which results in the highest inductor current) and maximum output current.

#### **Boost Converter: Operating in Discontinuous Mode**

Discontinuous mode operation occurs when the load current is low enough to allow the inductor current to run out during the off-time of the switch, as shown in Figure 10. Once the inductor current is near zero, the switch and diode capacitances resonate with the inductance to form damped ringing at 1MHz to 10MHz. If the off-time is long enough, the drain voltage will settle to the input voltage.

Depending on the input voltage and the residual energy in the inductor, this ringing can cause the drain of the power MOSFET to go below ground where it is clamped by the body diode. This ringing is not harmful to the IC and it has not been shown to contribute significantly to EMI. Any attempt to damp it with a snubber will degrade the efficiency.




Figure 10. Discontinuous Mode Waveforms for the Converter Shown in Figure 9

#### Sense Resistor Selection

During the switch on-time, the control circuit limits the maximum voltage drop across the sense resistor to about 150mV (at low duty cycle). The peak inductor current is therefore limited to 150mV/R\_SENSE. The relationship between the maximum load current, duty cycle and the sense resistor  $R_{\text{SENSE}}$  is:

$$R_{SENSE} \le V_{SENSE(MAX)} \bullet \frac{1 - D_{MAX}}{\left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)}}$$

The  $V_{SENSE(MAX)}$  term is typically 150mV at low duty cycle, and is reduced to about 100mV at a duty cycle of 92% due to slope compensation, as shown in Figure 11.

It is worth noting that the  $1-D_{MAX}$  relationship between  $I_{O(MAX)}$  and  $R_{SENSE}$  can cause boost converters with a wide input range to experience a dramatic range of maximum input and output current. This should be taken into consideration in applications where it is important to limit the maximum current drawn from the input supply.




Figure 11. Maximum SENSE Threshold Votlage vs Duty Cycle

#### **Boost Converter: Power MOSFET Selection**

Important parameters for the power MOSFET include the drain-to-source breakdown voltage (BV<sub>DSS</sub>), the threshold voltage (V<sub>GS(TH)</sub>), the on-resistance (R<sub>DS(ON)</sub>) versus gate-to-source voltage, the gate-to-source and gate-to-drain charges (Q<sub>GS</sub> and Q<sub>GD</sub>, respectively), the maximum drain current (I<sub>D(MAX)</sub>) and the MOSFET's thermal resistances (R<sub>TH(JC)</sub> and R<sub>TH(JA)</sub>).

The gate drive voltage is set by the 7V INTV<sub>CC</sub> low drop regulator. Consequently, 6V rated MOSFETs are required in most high voltage LTC1871-7 applications.

Pay close attention to the  $BV_{DSS}$  specifications for the MOSFETs relative to the maximum actual switch voltage in the application. The switch node can ring during the turn-off of the MOSFET due to layout parasitics. Check the switching waveforms of the MOSFET directly across the drain and source terminals using the actual PC board layout (not just on a lab breadboard!) for excessive ringing.

# Calculating Power MOSFET Switching and Conduction Losses and Junction Temperatures

In order to calculate the junction temperature of the power MOSFET, the power dissipated by the device must be known. This power dissipation is a function of the duty cycle, the load current and the junction temperature itself (due to the positive temperature coefficient of its  $R_{DS(0N)}$ ). As a result, some iterative calculation is normally required to determine a reasonably accurate value. Care should be taken to ensure that the converter is capable of delivering the required load current over all operating conditions (line voltage and temperature), and for the worst-case specifications for  $V_{SENSE(MAX)}$  and the  $R_{DS(0N)}$  of the MOSFET listed in the manufacturer's data sheet.

The power dissipated by the MOSFET in a boost converter is:

$$P_{FET} = \left(\frac{I_{O(MAX)}}{1 - D}\right)^{2} \cdot R_{DS(ON)} \cdot D \cdot \rho_{T}$$
$$+ k \cdot V_{O}^{2} \cdot \frac{I_{O(MAX)}}{(1 - D)} \cdot C_{RSS} \cdot f$$

The first term in the equation above represents the  $I^2R$  losses in the device, and the second term, the switching losses. The constant, k=1.7, is an empirical factor inversely related to the gate drive current and has the dimension of 1/current. The  $\rho_T$  term accounts for the temperature coefficient of the  $R_{DS(ON)}$  of the MOSFET, which is typically  $0.4\%/^{\circ}C$ . Figure 12 illustrates the variation of normalized  $R_{DS(ON)}$  over temperature for a typical power MOSFET.




Figure 12. Normalized R<sub>DS(ON)</sub> vs Temperature

From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following formula:

$$T_J = T_A + P_{FET} \cdot R_{TH(JA)}$$

The  $R_{TH(JA)}$  to be used in this equation normally includes the  $R_{TH(JC)}$  for the device plus the thermal resistance from the case to the ambient temperature  $(R_{TH(CA)})$ . This value of  $T_J$  can then be compared to the original, assumed value used in the iterative calculation process.

#### **Boost Converter: Output Diode Selection**

To maximize efficiency, a fast switching diode with low forward drop and low reverse leakage is desired. The output diode in a boost converter conducts current during the switch off-time. The peak reverse voltage that the diode must withstand is equal to the regulator output voltage. The average forward current in normal operation is equal to the output current, and the peak current is equal to the peak inductor current.

$$I_{D(PEAK)} = I_{L(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

The power dissipated by the diode is:

$$P_D = I_{O(MAX)} \cdot V_D$$

and the diode junction temperature is:

$$T_J = T_A + P_D \cdot R_{TH(JA)}$$

The  $R_{TH(JA)}$  to be used in this equation normally includes the  $R_{TH(JC)}$  for the device plus the thermal resistance from the board to the ambient temperature in the enclosure.

Remember to keep the diode lead lengths short and to observe proper switch-node layout (see Board Layout Checklist) to avoid excessive ringing and increased dissipation.

#### **Boost Converter: Output Capacitor Selection**

Contributions of ESR (equivalent series resistance), ESL (equivalent series inductance) and the bulk capacitance must be considered when choosing the correct component for a given output ripple voltage. The effects of these three parameters (ESR, ESL and bulk C) on the output voltage ripple waveform are illustrated in Figure 13 for a typical boost converter.

The choice of component(s) begins with the maximum acceptable ripple voltage (expressed as a percentage of the output voltage), and how this ripple should be divided between the ESR step and the charging/discharging  $\Delta V.$  For the purpose of simplicity we will choose 2% for the maximum output ripple, to be divided equally between the ESR step and the charging/discharging  $\Delta V.$  This percentage ripple will change, depending on the requirements of the application, and the equations provided below can easily be modified.

For a 1% contribution to the total ripple voltage, the ESR of the output capacitor can be determined using the following equation:

$$\mathsf{ESR}_{COUT} \leq \frac{0.01 ^{\bullet} V_0}{\mathsf{I}_{\mathsf{IN}(\mathsf{PEAK})}}$$

where:

$$I_{IN(PEAK)} = \left(1 + \frac{\chi}{2}\right) \cdot \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

For the bulk C component, which also contributes 1% to the total ripple:

$$C_{OUT} \ge \frac{I_{O(MAX)}}{0.01 \cdot V_{O} \cdot f}$$

For some designs it may be possible to choose a single capacitor type that satisfies both the ESR and bulk C requirements for the design. In certain demanding applications, however, the ripple voltage can be improved significantly by connecting two or more types of capacitors in parallel. For example, using a low ESR ceramic capacitor can minimize the ESR step, while an electrolytic capacitor can be used to supply the required bulk C.

Once the output capacitor ESR and bulk capacitance have been determined, the overall ripple voltage waveform should be verified on a dedicated PC board (see Board Layout section for more information on component placement). Lab breadboards generally suffer from excessive series inductance (due to inter-component wiring), and these parasitics can make the switching waveforms look significantly worse than they would be on a properly designed PC board.

The output capacitor in a boost regulator experiences high RMS ripple currents, as shown in Figure 13. The RMS output capacitor ripple current is:

$$I_{RMS(COUT)} \approx I_{O(MAX)} \bullet \sqrt{\frac{V_{O} - V_{IN(MIN)}}{V_{IN(MIN)}}}$$

Note that the ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be placed in parallel to meet size or height requirements in the design.

In surface mount applications, multiple capacitors may have to be placed in parallel in order to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount packages. In the case of tantalum, it is critical that the capacitors have been surge tested for use in switching power supplies. Also, ceramic capacitors are now available with extremely low ESR, ESL and high ripple current ratings.




Figure 13. Switching Waveforms for a Boost Converter

#### **Boost Converter: Input Capacitor Selection**

The input capacitor of a boost converter is less critical than the output capacitor, due to the fact that the inductor is in series with the input and the input current waveform is continuous (see Figure 13b). The input voltage source impedance determines the size of the input capacitor, which is typically in the range of  $10\mu\text{F}$  to  $100\mu\text{F}$ . A low ESR capacitor is recommended, although it is not as critical as for the output capacitor.

The RMS input capacitor ripple current for a boost converter is:

$$I_{RMS(CIN)} = 0.3 \bullet \frac{V_{IN(MIN)}}{L \bullet f} \bullet D_{MAX}$$

Table 1. Recommended Component Manufacturers

Table 1. Recommended Component Manufacturers						
VENDOR	COMPONENTS	TELEPHONE	WEB ADDRESS			
AVX	Capacitors	(207) 282-5111	avxcorp.com			
BH Electronics	Inductors, Transformers	(952) 894-9590	bhelectronics.com			
Coilcraft	Inductors	(847) 639-6400	coilcraft.com			
Coiltronics	Inductors	(407) 241-7876	coiltronics.com			
Diodes, Inc	Diodes	(805) 446-4800	diodes.com			
Fairchild	MOSFETs	(408) 822-2126	fairchildsemi.com			
General Semiconductor	Diodes	(516) 847-3000	generalsemiconductor.com			
International Rectifier	MOSFETs, Diodes	(310) 322-3331	irf.com			
IRC	Sense Resistors	(361) 992-7900	irctt.com			
Kemet	Tantalum Capacitors	(408) 986-0424	kemet.com			
Magnetics Inc	Toroid Cores	(800) 245-3984	mag-inc.com			
Microsemi	Diodes	(617) 926-0404	microsemi.com			
Murata-Erie	Inductors, Capacitors	(770) 436-1300	murata.co.jp			
Nichicon	Capacitors	(847) 843-7500	nichicon.com			
On Semiconductor	Diodes	(602) 244-6600	onsemi.com			
Panasonic	Capacitors	(714) 373-7334	panasonic.com			
Sanyo	Capacitors	(619) 661-6835	sanyo.co.jp			
Sumida	Inductors	(847) 956-0667	sumida.com			
Taiyo Yuden	Capacitors	(408) 573-4150	t-yuden.com			
TDK	Capacitors, Inductors	(562) 596-1212	component.tdk.com			
Thermalloy	Heat Sinks	(972) 243-4321	aavidthermalloy.com			
Tokin	Capacitors	(408) 432-8020	tokin.com			
Toko	Inductors	(847) 699-3430	tokoam.com			
United Chemicon	Capacitors	(847) 696-2000	chemi-com.com			
Vishay/Dale	Resistors	(605) 665-9301	vishay.com			
Vishay/Siliconix	MOSFETs	(800) 554-5565	vishay.com			
Vishay/Sprague	Capacitors	(207) 324-4140	vishay.com			
Zetex	Small-Signal Discretes	(631) 543-7100	zetex.com			

Please note that the input capacitor can see a very high surge current when a battery is suddenly connected to the input of the converter and solid tantalum capacitors can fail catastrophically under these conditions. Be sure to specify surge-tested capacitors!

## **Burst Mode Operation and Considerations**

The choice of sense resistor and inductor value also determines the load current at which the LTC1871-7 enters Burst Mode operation. When bursting, the controller clamps the peak inductor current to approximately:

$$I_{BURST(PEAK)} = \frac{30mV}{R_{SENSE}}$$

which represents about 20% of the maximum 150mV SENSE pin voltage. The corresponding average current depends upon the amount of ripple current. Lower inductor values (higher  $\Delta I_1$ ) will reduce the load current at which Burst Mode operations begins, since it is the peak current that is being clamped.

The output voltage ripple can increase during Burst Mode operation if  $\Delta I_L$  is substantially less than  $I_{RLIRST}$ . This can occur if the input voltage is very low or if a very large inductor is chosen. At high duty cycles, a skipped cycle causes the inductor current to quickly decay to zero. However, because  $\Delta I_1$  is small, it takes multiple cycles for the current to ramp back up to I<sub>BURST(PEAK)</sub>. During this inductor charging interval, the output capacitor must

supply the load current and a significant droop in the output voltage can occur. Generally, it is a good idea to choose a value of inductor  $\Delta I_L$  between 25% and 40% of  $I_{IN(MAX)}$ . The alternative is to either increase the value of the output capacitor or disable Burst Mode operation using the MODE/SYNC pin.

Burst Mode operation can be defeated by connecting the MODE/SYNC pin to a high logic-level voltage (either with a control input or by connecting this pin to INTV $_{\rm CC}$ ). In this mode, the burst clamp is removed, and the chip can operate at constant frequency from continuous conduction mode (CCM) at full load, down into deep discontinuous conduction mode (DCM) at light load. Prior to skipping pulses at very light load (i.e., <5% of full load), the controller will operate with a minimum switch on-time in DCM. Pulse skipping prevents a loss of control of the output at very light loads and reduces output voltage ripple.

### **Efficiency Considerations**

The efficiency of a switching regulator is equal to the output power divided by the input power (¥100%). Percent efficiency can be expressed as:

% Efficiency = 
$$100\% - (L1 + L2 + L3 + ...)$$
,

where L1, L2, etc. are the individual loss components as a percentage of the input power. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Although all dissipative elements in the circuit produce losses, four main sources usually account for the majority of the losses in LTC1871-7 application circuits:

1. The supply current into  $V_{IN}$ . The  $V_{IN}$  current is the sum of the DC supply current  $I_Q$  (given in the Electrical Characteristics) and the MOSFET driver and control currents. The DC supply current into the  $V_{IN}$  pin is typically about  $650\mu A$  and represents a small power loss (much less than 1%) that increases with  $V_{IN}$ . The driver current results from switching the gate capacitance of the power MOSFET; this current is typically much larger than the DC current. Each time the MOSFET is switched on and then off, a packet of gate charge  $Q_G$  is transferred from  $INTV_{CC}$  to ground. The resulting

dQ/dt is a current that must be supplied to the INTV $_{CC}$  capacitor through the V $_{IN}$  pin by an external supply. If the IC is operating in CCM:

$$I_{Q(TOT)} \approx I_Q = f \cdot Q_G$$
  
 $P_{IC} = V_{IN} \cdot (I_Q + f \cdot Q_G)$ 

2. Power MOSFET switching and conduction losses:

$$\begin{aligned} P_{FET} = & \left(\frac{I_{O(MAX)}}{1 - D_{MAX}}\right)^{2} \bullet R_{DS(ON)} \bullet D_{MAX} \bullet \rho_{T} \\ & + k \bullet V_{0}^{2} \bullet \frac{I_{O(MAX)}}{1 - D_{MAX}} \bullet C_{RSS} \bullet f \end{aligned}$$

3. The I<sup>2</sup>R losses in the sense resistor can be calculated almost by inspection.

$$P_{R(SENSE)} = \left(\frac{I_{O(MAX)}}{1 - D_{MAX}}\right)^{2} \cdot R_{SENSE} \cdot D_{MAX}$$

4. The losses in the inductor are simply the DC input current squared times the winding resistance. Expressing this loss as a function of the output current yields:

$$P_{R(WINDING)} = \left(\frac{I_{O(MAX)}}{1 - D_{MAX}}\right)^{2} \bullet R_{W}$$

Losses in the boost diode. The power dissipation in the boost diode is:

$$P_{DIODE} = I_{O(MAX)} \cdot V_{D}$$

The boost diode can be a major source of power loss in a boost converter. For 13.2V input, 42V output at 1.5A example given in Figure 9, a Schottky diode with a 0.4V forward voltage would dissipate 600mW, which represents about 1% of the input power. Diode losses can become significant at low output voltages where the forward voltage is a significant percentage of the output voltage.

6. Other losses, including  $C_{\text{IN}}$  and  $C_0$  ESR dissipation and inductor core losses, generally account for less than 2% of the total losses.

#### **Checking Transient Response**

The regulator loop response can be verified by looking at the load transient response at minimum and maximum  $V_{IN}$ . Switching regulators generally take several cycles to respond to an instantaneous step in resistive load current. When the load step occurs,  $V_0$  immediately shifts by an amount equal to  $(\Delta I_{LOAD})(ESR)$ , and then  $C_0$  begins to charge or discharge (depending on the direction of the load step) as shown in Figure 14. The regulator feedback loop acts on the resulting error amp output signal to return  $V_0$  to its steady-state value. During this recovery time,  $V_0$  can be monitored for overshoot or ringing that would indicate a stability problem.




Figure 14a. Load Transient Response for the Circuit in Figure 9




Figure 14b. Load Transient Response for the Circuit in Figure 9

A second, more severe transient can occur when connecting loads with large (>1 $\mu$ F) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_0$ , causing a nearly instantaneous drop in  $V_0$ . No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive in order to limit the inrush current di/dt to the load.

#### **Boost Converter Design Example**

The design example given here will be for the circuit shown in Figure 9. The input voltage is 8V to 28V, and the output is 42V at a maximum load current of 1.5A.

1. The maximum duty cycle is:

$$D = \left(\frac{V_0 + V_D - V_{1N}}{V_0 + V_D}\right) = \frac{42 + 0.4 - 8}{42 + 0.4} = 81.1\%$$

- 2. Pulse-skip operation is chosen so the MODE/SYNC pin is shorted to  $INTV_{CC}$ .
- 3. The operating frequency is chosen to be 250kHz to reduce the size of the inductor. From Figure 5, the resistor from the FREQ pin to ground is 100k.
- 4. An inductor ripple current of 40% of the maximum load current is chosen, so the peak input current (which is also the minimum saturation current) is:

$$I_{IN(PEAK)} = \left(1 + \frac{\chi}{2}\right) \cdot \frac{I_{O(MAX)}}{1 - D_{MAX}}$$
$$= 1.2 \cdot \frac{1.5}{1 - 0.81} = 9.47A$$

The inductor ripple current is:

$$\Delta I_L = \chi \bullet \frac{I_{O(MAX)}}{1 - D_{MAX}} = 0.4 \bullet \frac{1.5}{1 - 0.81} = 3.2A$$

And so the inductor value is:

$$L = \frac{V_{IN(MIN)}}{\Delta I_{L} \bullet f} \bullet D_{MAX}$$
$$= \frac{8}{3.2 \bullet 250 k} \bullet 0.81 = 8.1 \mu H$$

The component chosen is a 6.8µH inductor made by Cooper (part number DR127-6R8) which has a saturation current of greater than 13.3A.

5. Because the duty cycle is 81%, the maximum SENSE pin threshold voltage is reduced from its low duty cycle typical value of 150mV to approximately 115mV. In addition, we need to apply a worst-case derating factor to this SENSE threshold to account for manufacturing tolerances within the IC. Finally, the nominal current limit value should exceed the maximum load current by some safety margin (in this case 50%). Therefore, the value of the sense resistor is:

$$R_{SENSE} = 0.8 \bullet V_{SENSE(MAX)} \bullet \frac{1 - D_{MAX}}{\left(1 + \frac{0.4}{2}\right) \bullet 1.5 \bullet I_{O(MAX)}}$$
$$= 0.8 \bullet 0.115 \bullet \frac{1 - 0.81}{1.2 \bullet 1.5 \bullet 1.5} = 6.5 \text{m}\Omega$$

A 1W,  $5m\Omega$  resistor is used in this design.

- 6. The MOSFET chosen is a Vishay/Siliconix Si7370DP, which has a BV<sub>DSS</sub> of greater than 60V and an  $R_{DS(ON)}$  of less than 13m $\Omega$  at a  $V_{GS}$  of 6V.
- The diode for this design must handle a maximum DC output current of 1.5A and be rated for a minimum reverse voltage of V<sub>OUT</sub>, or 42V. A 3A, 60V diode from Diodes Inc. (B360B) is chosen.
- 8. The output capacitor usually consists of a high valued bulk C connected in parallel with a lower valued, low ESR ceramic. Based on a maximum output ripple voltage of 1%, or 50mV, the bulk C needs to be greater than:

$$C_{OUT} \ge \frac{I_{OUT(MAX)}}{0.01 \cdot V_{OUT} \cdot f} = \frac{1.5}{0.01 \cdot 42 \cdot 250k} = 14 \mu F$$

The RMS ripple current rating for this capacitor needs to exceed:

$$\begin{split} I_{RMS(COUT)} \geq & I_{O(MAX)} \bullet \sqrt{\frac{V_{O} - V_{IN(MIN)}}{V_{IN(MIN)}}} = \\ 1.5 \bullet \sqrt{\frac{42 - 8}{8}} = 3.09 A \end{split}$$

To satisfy the low ESR, high frequency decoupling requirements, two 10µF, 50V, X5R ceramic capacitors are used (TDK part number C5750X5R1H106M). In parallel with these, two 68µF, 100V electrolytic capacitors are used (Sanyo part number 100CV68FS). Check the output ripple with a single oscilloscope probe connected directly across the output capacitor terminals, where the HF switching currents flow.

9. The choice of an input capacitor for a boost converter depends on the impedance of the source supply and the amount of input ripple the converter will safely tolerate. For this particular design and lab setup a  $560\mu F$ , 50V Sanyo electrolytic (50MV560AXL), in parallel with two  $10\mu F$ , 100V TDK ceramic capacitors (C5750X5R1H106M) is required (the input and return lead lengths are kept to a few inches, but the peak input current is close to 10A!). As with the output node, check the input ripple with a single oscilloscope probe connected across the input capacitor terminals.




Figure 15. Switching Waveforms for the Converter in Figure 9 at Minimum  $V_{IN}$  (8V)




Figure 16. Switching Waveforms for the Converter in Figure 9 at Maximum V<sub>IN</sub> (28V)




Figure 17. Efficiency vs Load Current and Input Voltage for the Converter in Figure 9

#### **PC Board Layout Checklist**

- 1. In order to minimize switching noise and improve output load regulation, the GND pin of the LTC1871-7 should be connected directly to 1) the negative terminal of the INTV $_{\rm CC}$  decoupling capacitor, 2) the negative terminal of the output decoupling capacitors, 3) the bottom terminal of the sense resistor, 4) the negative terminal of the input capacitor and 5) at least one via to the ground plane immediately adjacent to Pin 6. The ground trace on the top layer of the PC board should be as wide and short as possible to minimize series resistance and inductance.
- 2. Beware of ground loops in multiple layer PC boards. Try to maintain one central ground node on the board and use the input capacitor to avoid excess input ripple for high output current power supplies. If the ground plane is to be used for high DC currents, choose a path away from the small-signal components.
- 3. Place the  $C_{VCC}$  capacitor immediately adjacent to the INTV $_{CC}$  and GND pins on the IC package. This capacitor carries high di/dt MOSFET gate drive currents. A low ESR and ESL  $4.7\mu F$  ceramic capacitor works well here.
- 4. The high di/dt loop from the bottom terminal of the output capacitor, through the power MOSFET, through the boost diode and back through the output capacitors should be kept as tight as possible to reduce inductive ringing.

Excess inductance can cause increased stress on the power MOSFET and increase HF noise on the output. If low ESR ceramic capacitors are used on the output to reduce output noise, place these capacitors close to the boost diode in order to keep the series inductance to a minimum.

- 5. Check the stress on the power MOSFET by measuring its drain-to-source voltage directly across the device terminals (reference the ground of a single scope probe directly to the source pad on the PC board). Beware of inductive ringing which can exceed the maximum specified voltage rating of the MOSFET. If this ringing cannot be avoided and exceeds the maximum rating of the device, either choose a higher voltage device or specify an avalanche-rated power MOSFET. Not all MOSFETs are created equal (some are more equal than others).
- 6. Place the small-signal components away from high frequency switching nodes. In the layout shown in Figure 18, all of the small-signal components have been placed on one side of the IC and all of the power components have been placed on the other. This also allows the use of a pseudo-Kelvin connection for the signal ground, where high di/dt gate driver currents flow out of the IC ground pin in one direction (to the bottom plate of the INTV<sub>CC</sub> decoupling capacitor) and small-signal currents flow in the other direction.

- 7. Minimize the capacitance between the SENSE pin trace and any high frequency switching nodes. The LTC1871-7 contains an internal leading edge blanking time of approximately 180ns, which should be adequate for most applications.
- 8. For optimum load regulation and true remote sensing, the top of the output resistor divider should connect independently to the top of the output capacitor (Kelvin connection), staying away from any high dV/dt traces. Place the divider resistors near the LTC1871-7 in order to keep the high impedance FB node short.




Figure 18. LTC1871-7 Boost Converter Suggested Layout




Figure 19. LTC1871-7 Boost Converter Layout Diagram

9. For applications with multiple switching power converters connected to the same input supply, make sure that the input filter capacitor for the LTC1871-7 is not shared with other converters. AC input current from another converter could cause substantial input voltage ripple, and this could interfere with the operation of the LTC1871-7. A few inches of PC trace or wire (L  $\approx$  100nH) between the  $C_{IN}$  of the LTC1871-7 and the actual source  $V_{IN}$  should be sufficient to prevent current sharing problems.

#### **SEPIC Converter Applications**

The LTC1871-7 is also well suited to SEPIC (single-ended primary inductance converter) converter applications. The SEPIC converter shown in Figure 20 uses two inductors. The advantage of the SEPIC converter is the input voltage may be higher or lower than the output voltage, and the output is short-circuit protected.

The first inductor, L1, together with the main switch, resembles a boost converter. The second inductor, L2, together with the output diode D1, resembles a flyback or buck-boost converter. The two inductors L1 and L2 can be independent but can also be wound on the same core since identical voltages are applied to L1 and L2 throughout the switching cycle. By making L1 = L2 and winding them on the same core the input ripple is reduced along with cost




Figure 20. SEPIC Topolgy and Current Flow


and size. All of the SEPIC applications information that follows assumes L1 = L2 = L.

#### **SEPIC Converter: Duty Cycle Considerations**

For a SEPIC converter operating in a continuous conduction mode (CCM), the duty cycle of the main switch is:

$$D = \left(\frac{V_0 + V_D}{V_{IN} + V_0 + V_D}\right)$$

where  $V_D$  is the forward voltage of the diode. For converters where the input voltage is close to the output voltage the duty cycle is near 50%.



21e. Output Ripple Voltage

Figure 21. SEPIC Converter Switching Waveforms

The maximum output voltage for a SEPIC converter is:

$$V_{O(MAX)} = (V_{IN} + V_D) \frac{D_{MAX}}{1 - D_{MAX}} - V_D \frac{1}{1 - D_{MAX}}$$

The maximum duty cycle of the LTC1871-7 is typically 92%.

# SEPIC Converter: The Peak and Average Input Currents

The control circuit in the LTC1871-7 is measuring the input current (using a sense resistor in the MOSFET source), so the output current needs to be reflected back to the input in order to dimension the power MOSFET properly. Based on the fact that, ideally, the output power is equal to the input power, the maximum input current for a SEPIC converter is:

$$I_{IN(MAX)} = I_{O(MAX)} \bullet \frac{D_{MAX}}{1 - D_{MAX}}$$

The peak input current is:

$$I_{IN(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \frac{D_{MAX}}{1 - D_{MAX}}$$

The maximum duty cycle,  $D_{\mbox{\scriptsize MAX}},$  should be calculated at minimum  $V_{\mbox{\scriptsize IN}}.$ 

The constant ' $\chi$ ' represents the fraction of ripple current in the inductor relative to its maximum value. For example, if 30% ripple current is chosen, then  $\chi = 0.30$  and the peak current is 15% greater than the average.

It is worth noting here that SEPIC converters that operate at high duty cycles (i.e., that develop a high output voltage from a low input voltage) can have very high input currents, relative to the output current. Be sure to check that the maximum load current will not overload the input supply.

#### SEPIC Converter: Inductor Selection

For most SEPIC applications the equal inductor values will fall in the range of  $10\mu H$  to  $100\mu H$ . Higher values will reduce the input ripple voltage and reduce the core loss. Lower inductor values are chosen to reduce physical size and improve transient response.

Like the boost converter, the input current of the SEPIC converter is calculated at full load current and minimum input voltage. The peak inductor current can be significantly higher than the output current, especially with smaller inductors and lighter loads. The following formulas assume CCM operation and calculate the maximum peak inductor currents at minimum  $V_{\text{IN}}$ :

$$\begin{split} I_{L1(PEAK)} = & \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \frac{V_{O} + V_{D}}{V_{IN(MIN)}} \\ I_{L2(PEAK)} = & \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \frac{V_{IN(MIN)} + V_{D}}{V_{IN(MIN)}} \end{split}$$

The ripple current in the inductor is typically 20% to 40% (i.e., a range of 'X' from 0.20 to 0.40) of the maximum average input current occurring at  $V_{IN(MIN)}$  and  $I_{O(MAX)}$  and  $\Delta I_{L1} = \Delta I_{L2}$ . Expressing this ripple current as a function of the output current results in the following equations for calculating the inductor value:

$$L = \frac{V_{IN(MIN)}}{\Delta I_{I} \cdot f} \cdot D_{MAX}$$

where

$$\Delta I_{L} = \chi \bullet I_{O(MAX)} \bullet \frac{D_{MAX}}{1 - D_{MAX}}$$

By making L1 = L2 and winding them on the same core, the value of inductance in the equation above is replace by 2L due to mutual inductance. Doing this maintains the same ripple current and energy storage in the inductors. For example, a Coiltronix CTX10-4 is a  $10\mu H$  inductor with two windings. With the windings in parallel,  $10\mu H$  inductance is obtained with a current rating of 4A (the number of turns hasn't changed, but the wire diameter has doubled). Splitting the two windings creates two  $10\mu H$  inductors with a current rating of 2A each. Therefore, substituting 2L yields the following equation for coupled inductors:

$$L1 = L2 = \frac{V_{IN(MIN)}}{2 \cdot \Delta I_{I} \cdot f} \cdot D_{MAX}$$

Specify the maximum inductor current to safely handle  $I_{L(PK)}$  specified in the equation above. The saturation

current rating for the inductor should be checked at the minimum input voltage (which results in the highest inductor current) and maximum output current.

#### SEPIC Converter: Power MOSFET Selection

Important parameters for the power MOSFET include the drain-to-source breakdown voltage (BV<sub>DSS</sub>), the threshold voltage (V<sub>GS(TH)</sub>), the on-resistance (R<sub>DS(ON)</sub>) versus gate-to-source voltage, the gate-to-source and gate-to-drain charges (Q<sub>GS</sub> and Q<sub>GD</sub>, respectively), the maximum drain current (I<sub>D(MAX)</sub>) and the MOSFET's thermal resistances (R<sub>TH(JC)</sub> and R<sub>TH(JA)</sub>).

The gate drive voltage is set by the 7V INTV $_{CC}$  low dropout regulator. Consequently, 6V rated threshold MOSFETs are required in most LTC1871-7 applications.

The maximum voltage that the MOSFET switch must sustain during the off-time in a SEPIC converter is equal to the sum of the input and output voltages ( $V_0 + V_{IN}$ ). As a result, careful attention must be paid to the BV<sub>DSS</sub> specifications for the MOSFETs relative to the maximum actual switch voltage in the application. Many logic-level devices are limited to 30V or less. Check the switching waveforms directly across the drain and source terminals of the power MOSFET to ensure the  $V_{DS}$  remains below the maximum rating for the device.

#### Sense Resistor Selection

During the MOSFET's on-time, the control circuit limits the maximum voltage drop across the power MOSFET to about 150mV (at low duty cycle). The peak inductor current is therefore limited to 150mV/R<sub>SENSE</sub>. The relationship between the maximum load current, duty cycle and the sense resistor is:

$$R_{SENSE} \le \frac{V_{SENSE(MAX)}}{I_{O(MAX)}} \bullet \frac{1}{\left(1 + \frac{\chi}{2}\right)} \bullet \frac{1}{\left(\frac{V_0 + V_D}{V_{IN(MIN)}}\right) + 1}$$

The V<sub>SENSE(MAX)</sub> term is typically 150mV at low duty cycle and is reduced to about 100mV at a duty cycle of 92% due

to slope compensation, as shown in Figure 11. The constant ' $\chi$ ' in the denominator represents the ripple current in the inductors relative to their maximum current. For example, if 30% ripple current is chosen, then  $\chi = 0.30$ .

# Calculating Power MOSFET Switching and Conduction Losses and Junction Temperatures

In order to calculate the junction temperature of the power MOSFET, the power dissipated by the device must be known. This power dissipation is a function of the duty cycle, the load current and the junction temperature itself. As a result, some iterative calculation is normally required to determine a reasonably accurate value. Since the controller is using the MOSFET as both a switching and a sensing element, care should be taken to ensure that the converter is capable of delivering the required load current over all operating conditions (load, line and temperature) and for the worst-case specifications for  $V_{\text{SENSE}(\text{MAX})}$  and the  $R_{\text{DS}(\text{ON})}$  of the MOSFET listed in the manufacturer's data sheet.

The power dissipated by the MOSFET in a SEPIC converter is:

$$P_{\text{FET}} = \left(I_{\text{O(MAX)}} \bullet \frac{D}{1 - D}\right)^{2} \bullet R_{\text{DS(ON)}} \bullet D \bullet \rho_{\text{T}}$$
$$+ k \bullet \left(V_{\text{IN}} + V_{0}\right)^{2} \bullet I_{\text{O(MAX)}} \bullet \frac{D}{1 - D} \bullet C_{\text{RSS}} \bullet f$$

The first term in the equation above represents the  $I^2R$  losses in the device and the second term, the switching losses. The constant k = 1.7 is an empirical factor inversely related to the gate drive current and has the dimension of 1/current.

The  $\rho_T$  term accounts for the temperature coefficient of the  $R_{DS(ON)}$  of the MOSFET, which is typically 0.4%/°C. Figure 12 illustrates the variation of normalized  $R_{DS(ON)}$  over temperature for a typical power MOSFET.

From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following formula:

$$T_J = T_A + P_{FET} \cdot R_{TH(JA)}$$

The  $R_{TH(JA)}$  to be used in this equation normally includes the  $R_{TH(JC)}$  for the device plus the thermal resistance from the board to the ambient temperature in the enclosure. This value of  $T_J$  can then be used to check the original assumption for the junction temperature in the iterative calculation process.

#### **SEPIC Converter: Output Diode Selection**

To maximize efficiency, a fast-switching diode with low forward drop and low reverse leakage is desired. The output diode in a SEPIC converter conducts current during the switch off-time. The peak reverse voltage that the diode must withstand is equal to  $V_{IN(MAX)} + V_0$ . The average forward current in normal operation is equal to the output current, and the peak current is equal to:

$$I_{D(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \left(\frac{V_0 + V_D}{V_{IN(MIN)}} + 1\right)$$

The power dissipated by the diode is:

$$P_D = I_{O(MAX)} \cdot V_D$$

and the diode junction temperature is:

$$T_J = T_A + P_D \bullet R_{TH(JA)}$$

The  $R_{TH(JA)}$  to be used in this equation normally includes the  $R_{TH(JC)}$  for the device plus the thermal resistance from the board to the ambient temperature in the enclosure.

#### **SEPIC Converter: Output Capacitor Selection**

Because of the improved performance of today's electrolytic, tantalum and ceramic capacitors, engineers need to consider the contributions of ESR (equivalent series resistance), ESL (equivalent series inductance) and the bulk capacitance when choosing the correct component for a given output ripple voltage. The effects of these three

parameters (ESR, ESL, and bulk C) on the output voltage ripple waveform are illustrated in Figure 21 for a typical coupled-inductor SEPIC converter.

The choice of component(s) begins with the maximum acceptable ripple voltage (expressed as a percentage of the output voltage), and how this ripple should be divided between the ESR step and the charging/discharging  $\Delta V.$  For the purpose of simplicity we will choose 2% for the maximum output ripple, to be divided equally between the ESR step and the charging/discharging  $\Delta V.$  This percentage ripple will change, depending on the requirements of the application, and the equations provided below can easily be modified.

For a 1% contribution to the total ripple voltage, the ESR of the output capacitor can be determined using the following equation:

$$\mathsf{ESR}_{\mathsf{COUT}} \leq \frac{0.01 \bullet \mathsf{V}_0}{\mathsf{I}_{\mathsf{D}(\mathsf{PEAK})}}$$

where:

$$I_{D(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \left(\frac{V_0 + V_D}{V_{IN(MIN)}} + 1\right)$$

For the bulk C component, which also contributes 1% to the total ripple:

$$C_{OUT} \ge \frac{I_{O(MAX)}}{0.01 \cdot V_0 \cdot f}$$

For many designs it is possible to choose a single capacitor type that satisfies both the ESR and bulk C requirements for the design. In certain demanding applications, however, the ripple voltage can be improved significantly by connecting two or more types of capacitors in parallel. For example, using a low ESR ceramic capacitor can minimize the ESR step, while an electrolytic or tantalum capacitor can be used to supply the required bulk C.

Once the output capacitor ESR and bulk capacitance have been determined, the overall ripple voltage waveform

should be verified on a dedicated PC board (see Board Layout section for more information on component placement). Lab breadboards generally suffer from excessive series inductance (due to inter-component wiring), and these parasitics can make the switching waveforms look significantly worse than they would be on a properly designed PC board.

The output capacitor in a SEPIC regulator experiences high RMS ripple currents, as shown in Figure 21. The RMS output capacitor ripple current is:

$$I_{RMS(COUT)} = I_{O(MAX)} \bullet \sqrt{\frac{V_0}{V_{IN(MIN)}}}$$

Note that the ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be placed in parallel to meet size or height requirements in the design.

In surface mount applications, multiple capacitors may have to be placed in parallel in order to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount packages. In the case of tantalum, it is critical that the capacitors have been surge tested for use in switching power supplies. Also, ceramic capacitors are now available with extremely low ESR, ESL and high ripple current ratings.

#### SEPIC Converter: Input Capacitor Selection

The input capacitor of a SEPIC converter is less critical than the output capacitor due to the fact that an inductor is in series with the input and the input current waveform is triangular in shape. The input voltage source impedance determines the size of the input capacitor which is typically in the range of  $10\mu F$  to  $100\mu F$ . A low ESR capacitor is recommended, although it is not as critical as for the output capacitor.

The RMS input capacitor ripple current for a SEPIC converter is:

$$I_{RMS(CIN)} = \frac{1}{\sqrt{12}} \cdot \Delta I_{L}$$

Please note that the input capacitor can see a very high surge current when a battery is suddenly connected to the input of the converter and solid tantalum capacitors can fail catastrophically under these conditions. **Be sure to specify surge-tested capacitors!** 

#### **SEPIC Converter: Selecting the DC Coupling Capacitor**

The coupling capacitor C1 in Figure 20 sees nearly a rectangular current waveform as shown in Figure 21. During the switch off-time the current through C1 is  $I_0(V_0/V_{IN})$  while approximately  $-I_0$  flows during the on-time. This current waveform creates a triangular ripple voltage on C1:

$$\Delta V_{C1(P-P)} = \frac{I_{O(MAX)}}{C1 \cdot f} \cdot \frac{V_O}{V_{IN} + V_O + V_D}$$

The maximum voltage on C1 is then:


$$V_{C1(MAX)} = V_{IN} + \frac{\Delta V_{C1(P-P)}}{2}$$

which is typically close to  $V_{\text{IN}(\text{MAX})}$ . The ripple current through C1 is:


$$I_{RMS(C1)} = I_{O(MAX)} \bullet \sqrt{\frac{V_0 + V_D}{V_{IN(MIN)}}}$$

The value chosen for the DC coupling capacitor normally starts with the minimum value that will satisfy 1) the RMS current requirement and 2) the peak voltage requirement (typically close to  $V_{\text{IN}}$ ). Low ESR ceramic and tantalum capacitors work well here.


#### A 48V Input Flyback Converter Configurable to 3.3V or 5V Outputs




#### **Output Efficiency at 3.3V Output**




#### **Output Efficiency at 5V Output**




#### 1.2A Automotive LED Headlamp Boost Converter



**Dual Output Cell Phone Base Station Flyback Converter** 




#### **Automotive SEPIC Converter**



## PACKAGE DESCRIPTION


#### **MS Package** 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1661)



- MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

#### A Small, Nonisolated 12V Flyback Telecom Housekeeping Supply



M1: FAIRCHILD FDC2512 (150V,  $0.5\Omega$ )

Q1: ZETEX FMMT625 (120V)

D3: INTERNATIONAL RECTIFIER 10BQ060

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LT®1619	Current Mode PWM Controller	300kHz Fixed Frequency, Boost, SEPIC, Flyback Topology	
LTC1624	Current Mode DC/DC Controller	SO-8; 300kHz Operating Frequency; Buck, Boost, SEPIC Desi $V_{\text{IN}}$ Up to 36V	
LTC1700	No R <sub>SENSE</sub> Synchronous Step-Up Controller	Up to 95% Efficiency, Operation as Low as 0.9V Input	
LTC1871	Wide Input Range, No R <sub>SENSE</sub> Controller	Operation as Low as 2.5V Input, Boost Flyback, SEPIC	
LTC1872	SOT-23 Boost Controller	Delivers Up to 5A, 550kHz Fixed Frequency, Current Mode	
LT1930	1.2MHz, SOT-23 Boost Converter	Up to 34V Output, $2.6V \le V_{IN} \le 16V$ , Miniature Design	
LT1931	Inverting 1.2MHz, SOT-23 Converter	Positive-to-Negative DC/DC Conversion, Miniature Design	
LTC3401/LTC3402	1A/2A 3MHz Synchronous Boost Converters	Up to 97% Efficiency, Very Small Solution, $0.5V \le V_{IN} \le 5V$	
LTC3803	SOT-23 Flyback Controller	Adjustable Slope Compensation, Internal Soft-Start, Current Mode 200kHz Operation	
LTC3806	Synchronous Flyback Controller	High Efficiency, Improves Cross Regulation in Multiple Output Designs, Current Mode, 3mm × 4mm 12-Pin DFN Package	