

JOLOGY Low Power , Low Noise , Quad Universal Filter Building Block

DESCRIPTION

The LTC[®]1164 consists of four low power, low noise 2nd order switched capacitor filter building blocks. Each building block typically consumes 850μ A supply current. Low power is achieved without sacrificing noise and distortion. Each building block, together with 3 to 5 resistors, can provide 2nd order functions like lowpass, highpass, bandpass, and notch. The center frequency of each 2nd order section can be tuned with an external clock, or a clock and resistor ratio. For Q < 5, the center frequency range is from 0.1Hz to 20kHz. Up to 8th order filters can be realized by cascading all four 2nd order sections. Any classical filter realization (such as Butterworth, Cauer, Bessel, and Chebyshev) can be formed.

A customized monolithic version of the LTC1164 including internal thin film resistors can be obtained. Consult LTC Marketing for details.

The LTC1164 is manufactured using Linear Technology's enhanced LTCMOS[™] silicon gate process.

FEATURES


- Low Power
- 4 Filters in a 0.3" Wide Package
- 1/2 the Noise of the LTC1059, 60, 61 Devices
- Wide Output Swing
- Clock-to-Center Frequency Ratios of 50:1 and 100:1
- Operates from ±2.37V to ±8V Power Supplies
- Customized Version with Internal Resistors Available
- Ratio of 50:1 and 100:1 Simultaneously Available

APPLICATIONS


- Antialiasing Filters
- Telecom Filters
- Spectral Analysis
- Loop Filters
- For Fixed Lowpass Filter Requirements use the LTC1164-XX Series

T, LTC and LT are registered trademarks of Linear Technology Corporation. LTCMOS trademark of Linear Technology Corporation.

TYPICAL APPLICATION



Dual 5th Order Linear Phase Filter with Stopband Notch, f_{CLK} = 500kHz



SUPPLY Voltage	V _{IN}	TOTAL Harmonic distortion	SIGNAL/NOISE	
±2.5	1V _{RMS}	0.015% (-76dB)	86dB	
±5.0	2V _{RMS}	0.025% (-72dB)	92dB	
±7.5	4V _{RMS}	0.04% (-68dB)	98dB	

ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V⁺ to V⁻) 16.5V Power Dissipation 500mW Storage Temperature Range-65°C to 150°C **Operating Temperature Range**

LTC1164AM, LTC1164M (OBSOLETE) -55°C to 125°C LTC1164AC, LTC1164C-40°C to 85°C

TOP VIEW ORDER PART ORDER PART INV B 1 24 INV C TOP VIEW NUMBER NUMBER HPB/NB 23 HPC/NC 2 INV B 1 24 INV C BPB 3 BPC 22 LTC1164ACN LTC1164CSW HPB/NB 2 23 HPC/NC LPB 4 21 LPC LTC1164CN LTC1164ACSW SB 5 20 SC BPB 3 22 BPC V-AGND 6 19 LPB 4 21 LPC ۷+ 7 18 CLK 20 SC SB 5 50/100 SA 8 17 19 V⁻ AGND 6 LPA 9 16 LPD 18 CLK 15 BPD V⁺ 7 BPA 10 HPA 11 SA 8 17 50/100 14 HPD 13 INV D INV A 12 16 LPD LPA 9 BPA 10 15 BPD N PACKAGE 24-LEAD PDIP 14 HPD HPA 11 $T_{JMAX} = 110^{\circ}C, \theta_{JA} = 65^{\circ}C/W$ 13 INV D INV A 12 J PACKAGE LTC1164AMJ 24-LEAD CERDIP SW PACKAGE $T_{JMAX} = 150^{\circ}C, \ \theta_{JA} = 100^{\circ}C/W$ LTC1164MJ 24-LEAD PLASTIC SO $T_{JMAX} = 110^{\circ}C, \ \theta_{JA} = 75^{\circ}C/W$ LTC1164ACJ OBSOLETE PACKAGE LTC1164CJ Consider the N24 Package as an Alternate Source LTC221/222 • POI01

PACKAGE/ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Internal Op Amps) $V_S = \pm 5V$, $R_L = 5k\Omega$ unless otherwise noted.

PARAMETER	CONDITIONS		MIN TYP		MAX	UNITS	
Supply Voltage Range			±2.37		±8	V	
Voltage Swings	$V_{S} = \pm 2.5V$ $V_{S} = \pm 5.0V$ $V_{S} = \pm 7.5V$	•	±3.8	±1.6 ±4.2 ±6.1		V V V	
Output Short Circuit Current (Source/Sink)	$V_{\rm S} = \pm 5.0 V$			1		mA	
DC Open Loop Gain	$V_{\rm S} = \pm 5.0 V$			80		dB	
GBW Product	$V_{S} = \pm 5.0V$			2		MHz	
Slew Rate	$V_{S} = \pm 5.0 V$			1.6		V/µs	





ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Complete Filter) V_S = ±5V, TTL Clock Input Level, unless otherwise specified.

PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
Center Frequency Range				0.1 to 20k		Hz
Input Frequency Range (Note 2)		50:1 100:1			< f _{CLK} < f _{CLK} /2	Hz Hz
Clock-to-Center Frequency Ratio, f	clk/fo	Sides A, B, C: Mode 1, R1 = R3 = 50k, R2 = 5k, Side D: Mode 3, R1 = R3 = 50k, R2 = R4 = 5k $f_0 = 5kHz$, Q = 10				
	LTC1164A	50:1, f _{CLK} = 250kHz	•		50 ±0.5	%
	LTC1164	50:1, f _{CLK} = 250kHz	•		50 ±0.9	%
	LTC1164A	100:1, f _{CLK} = 500kHz	•		100 ±0.5	%
	LTC1164	100:1, f _{CLK} = 500kHz	•		100 ±0.9	%
Clock-to-Center Frequency Ratio, Side to Side Matching	LTC1164A	Sides A, B, C, Mode 1, $f_0 = 5kHz$, $Q = 10$ Side D Mode 3, $f_0 = 5kHz$, $Q = 10$ 50:1, $f_{CLK} = 250kHz$	•		0.5	%
	LTC1164	50:1, f _{CLK} = 250kHz			1.0	%
Q Accuracy		Sides A, B, C, Mode 1, $f_0 = 5kHz$, Q = 10 50:1, $f_{CLK} = 250kHz$	•	±2	±5	%
		100:1, f _{CLK} = 500kHz	•	±2	±5	%
		Side D Mode 3, $f_0 = 5kHz$, $Q = 10$ 50:1, $f_{CLK} = 250kHz$	•	±3	±6	%
		100:1, f _{CLK} = 500kHz	•	±6	±12	%
f _O Temperature Coefficient		f _{CLK} ≤ 500kHz		±1		ppm/°C
Q Temperature Coefficient		f _{CLK} ≤ 250kHz		±5		ppm/°C
Maximum Clock Frequency		Mode 1, Q < 2.5 V _S $\ge \pm 7.0$ V, 50:1 or 100:1		1.5		MHz
		Mode 3, Q < 5 $V_S \ge \pm 5V$, 50:1 or 100:1		1.0		MHz
		Mode 3, Q < 5 $V_S = \pm 2.5V$, 50:1 or 100:1		500		kHz
f _{CLK} Feedthrough		$f_{CLK} \le 500 \text{kHz}, V_S = \pm 5 \text{V}$		200		μV_{RMS}
DC Offset Voltages		V _{OS1}		2	20	mV
(See Figure 1 and Table 1)		V _{0S2}		3 3	45 45	mV mV
Device Overset		V _{0S3}		4	40	
Power Supply Current		$V_S = \pm 2.5V$ $V_S = \pm 5V$, Temp $\ge 25^{\circ}C$		3.6	5	mA mA
		$V_S = \pm 5V$, remp $\ge 25 \text{ C}$ $V_S = \pm 5V$		5.6	5 8	mA
		$V_S = \pm 7.5V$, Temp $\ge 25^{\circ}C$ $V_S = \pm 7.5V$	•	6 9	8 11	mA mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note: 2: Guaranteed by design. Not tested.



ELECTRICAL CHARACTERISTICS





Figure 1. Equivalent Input Offsets of 1/4 LTC1164 Filter Building Block

Table 1.	Output DC	Offsets	One 2nd	Order	Section
10010 11	output Do	0	00 =	0.00.	000000

MODE	V _{OSN} PIN 2, 11, 14, 23	V _{OSBP} PINS 3, 10, 15, 22	V _{OSLP} PINS 4, 9, 16, 21
1	$V_{0S1}[(1/Q) + 1 + H_{0LP}] - V_{0S3}/Q$	V _{OS3}	$V_{OSN} - V_{OS2}$
1b	$V_{0S1}[(1/Q) + 1 + R2/R1] - V_{0S3}/Q$	V _{OS3}	$\sim (V_{OSN} - V_{OS2}) (1 + R5/R6)$
2	$\label{eq:V0S1} \begin{split} & [V_{0S1}(1+R2/R1+R2/R3+R2/R4)-V_{0S3}(R2/R3)] \bullet \\ & [R4/(R2+R4)] + V_{0S2}[R2/(R2+R4)] \end{split}$	V _{OS3}	$V_{OSN} - V_{OS2}$
3	V _{0S2}	V _{OS3}	$V_{OS1}\left[1+\frac{R4}{R1}+\frac{R4}{R2}+\frac{R4}{R3}\right]-V_{OS2}\left(\frac{R4}{R2}\right)$
			$-V_{0S3}\left(\frac{R4}{R3}\right)$





BLOCK DIAGRAM






TYPICAL PERFORMANCE CHARACTERISTICS







PIN FUNCTIONS

Power Supplies (Pins 7,19)

They should be bypassed with 0.1μ F ceramic disc. Low noise, non-switching, power supplies are recommended. The device operates with a single 5V supply and with dual supplies. The absolute maximum operating power supply voltage is ±8.25V. Supply reversal is not allowed and can cause latch up. When using dual supplies, loads between the positive and negative supply (even light loads) can cause momentary supply reversal during power-up. A clamp diode from each supply to ground will prevent reversal and latch problems.

Clock (Pin 18)


For $\pm 5V$ supplies the logic threshold level is 1.8V. For $\pm 8V$ and 0 to 5V supplies the logic threshold level is 2.8V. The logic threshold levels vary ± 100 mV over the full military temperature range. The recommended duty cycle of the input clock is 50%, although for clock frequencies below 500kHz the clock "on" time can be as low as 200ns. The maximum clock frequency for single 5V supply and Q values <5 is 500kHz and for $\pm 5V$ supplies and above is 1MHz. The clock input can be applied before power is turned on as long as there is no chance the clock signal will go below the V⁻ supply.

AGND (PIN 6)

When the LTC1164 operates with dual supplies, Pin 6 should be tied to system ground. When the LTC1164 operates with a single positive supply, the analog ground pin should be tied to 1/2 supply and it should be bypassed with a 4.7μ F solid tantalum in parallel with a 0.1μ F ceramic disc, Figure 2. The positive input of all the internal op amps, as well as the common reference of all the internal switches, are internally tied to the analog ground pin. Because of this, a very "clean" ground is recommended.

50/100 (Pin 17)

By tying Pin 17 to V⁺, all filter sections operate with a clockto-center frequency ratio internally set at 50:1. When Pin 17 is at mid-supplies, sections B and C operate with (f_{CLK}/f_0) = 50:1 and sections A and D operate at (100:1). When Pin 17 is shorted to the negative supply pin, all filter sections operate with (f_{CLK}/f_0) = 100:1.



NOTE: PIN 5, 8, 20, IF NOT USED, SHOULD BE CONNECTED TO PIN *LT1004 CAN BE REPLACED WITH A 7.5k RESISTOR FOR V* >6.5V

Figure 2. Single Supply Operation



APPLICATIONS INFORMATION

ANALOG CONSIDERATIONS

1. Grounding and Bypassing

The LTC1164 should be used with separated analog and digital ground planes and single point grounding techniques.

Pin 6 (AGND) should be tied directly to the analog ground plane.

Pin 7 (V⁺) should be bypassed to the ground plane with a 0.1μ F ceramic disk with leads as short as possible. Pin 19 (V⁻) should be bypassed with a 0.1μ F ceramic disk. For single supply applications, V⁻ can be tied to the analog ground plane.

For good noise performance, V^+ and V^- must be free of noise and ripple.

All analog inputs should be referenced directly to the single point ground. The clock inputs should be shielded from and/or routed away from the analog circuitry and a separate digital ground plane used.

Figure 3 shows an example of an ideal ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this as possible. Proto boards are not recommended.

2. Buffering the Filter Output

When driving coaxial cables and 1x scope probes, the filter output should be buffered. This is important especially when high Qs are used to design a specific filter. *Inadequate buffering may cause errors in noise, distortion, Q, and gain measurements.* When 10x probes are used, buffering is usually not required. A buffer is recommended especially when THD tests are performed. As shown in Figure 4, the buffer should be adequately bypassed to minimize clock feedthrough.




Figure 3. Example Ground Plane Breadboard Technique for LTC1164



APPLICATIONS INFORMATION

3. Offset Nulling

Lowpass filters may have too much DC offset for some users. A servo circuit may be used to actively null the offsets of the LTC1164 or any LTC switched capacitor filter. The circuit shown in Figure 5 will null offsets to better than 300μ V. This circuit takes seconds to settle because of the integrator pole frequency.

4. Noise

All the noise performance mentioned excludes the clock feedthrough. Noise measurements will degrade if the already described grounding, bypassing, and buffering techniques are not practiced. The Wideband Noise vs Q curve shown in the Typical Performance Characteristics Section is a very good representation of the noise performance of this device.




Figure 4. Buffering the Output of a 4th Order Bandpass Realization

MODES OF OPERATION

PRIMARY MODES

Mode 1

In Mode 1, the ratio of the external clock frequency to the center frequency of each 2nd order section is internally fixed at 50:1 or 100:1. Figure 6 illustrates Mode 1 providing 2nd order notch, lowpass, and bandpass outputs. Mode 1 can be used to make high order Butterworth lowpass filters; it can also be used to make low Q notches and for cascading 2nd order bandpass functions tuned at the same center frequency with unity gain. Mode 1 is faster than Mode 3. Note that Mode 1 can only be implemented with 3 of the 4 LTC1164 sections because section D has no externally available summing node. Section D, however, can be internally connected in Mode 1 upon special request.




Figure 5. Servo Amplifier


Figure 6. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass

MODES OF OPERATION

Mode 3

Mode 3 is the second of the primary modes. In Mode 3, the ratio of the external clock frequency to the center frequency of each 2nd order section can be adjusted above or below 50:1 or 100:1. Side D of the LTC1164 can only be connected in Mode 3. Figure 7 illustrates Mode 3, the classical state variable configuration, providing highpass, bandpass, and lowpass 2nd order filter functions. Mode 3 is slower than Mode 1. Mode 3 can be used to make high order all-pole bandpass, lowpass, highpass and notch filters.

When the internal clock-to-center frequency ratio is set at 50:1, the design equations for Q and bandpass gain are different from the 100:1 case. This was done to provide speed without penalizing the noise performance.






Figure 7. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass

SECONDARY MODES

Mode 1b

Mode 1b is derived from Mode 1. In Mode 1b, Figure 8, two additional resistors R5 and R6, are added to alternate the amount of voltage feedback from the lowpass output into the input of the SA (or SB or SC) switched capacitor summer. This allows the filter clock-to-center frequency ratio to be adjusted beyond 50:1 or 100:1. Mode 1b maintains the speed advantages of Mode 1.

Mode 2

Mode 2 is a combination of Mode 1 and Mode 3, as shown in Figure 9. With Mode 2, the clock-to-center frequency ratio, f_{CLK}/f_0 , is always less than 50:1 or 100:1. The advantage of Mode 2 is that it provides less sensitivity to resistor tolerances than does Mode 3. As in Mode 1, Mode 2 has a notch output which depends on the clock frequency, and the notch frequency is therefore less than the center frequency, f_0 .

When the internal clock-to-center frequency ratio is set at 50:1, the design equations for Q and bandpass gain are different from the 100:1 case.




Figure 8. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass




MODES OF OPERATION

Mode 3A


This is an extension of Mode 3 where the highpass and lowpass output are summed through two external resistors R_H and R_L to create a notch. This is shown in Figure 10. Mode 3A is more versatile than Mode 2 because the notch frequency can be higher or lower than the center frequency of the 2nd order section. The external op amp of Figure 10 is not always required. When cascading the sections of the LTC1164, the highpass and lowpass

outputs can be summed directly into the inverting input of the next section. The topology of Mode 3A is useful for elliptic highpass and notch filters with clock to cutoff frequency ratios higher than 100:1. This is often required to extend the allowed input signal frequency range and to avoid premature aliasing.

When the internal clock-to-center frequency ratio is set at 50:1, the design equations for Q and bandpass gain are different from the 100:1 case.











TYPICAL APPLICATIONS






Figure 11. 8th Order Lowpass Butterworth, Passband Noise $90 \mu V_{RMS}$ (Also Refer to the LTC1164-5)



LTC1164 8th Order Butterworth, $f_{CLK} = 500 kHz$, $f_{-3dB} = 10 kHz \pm 8V$, A. $2V_{RMS}$, B. $4V_{RMS}$



TYPICAL APPLICATIONS






Figure 12. 8th Order Lowpass Single Supply Elliptic-Bessel Transitional Filter Total Supply Current = 4mA, Passband Noise $50 \mu V_{RMS}$







TYPICAL APPLICATIONS




Figure 13. LTC1164 8th Order Lowpass Elliptic, f_{CUTOFF} = 5kHz, f_{CLK} = 250kHz, –78dB at 10kHz, Passband Noise = 110 μ V_{RMS} \pm 5V (Also Refer to the LTC1164-6)




Figure 14. LTC1164 8th Order Lowpass Elliptic, f_{CUTOFF} = 5kHz



f_{CLK} = 400kHz

-74dB AT 1.25 f_{CUTOFF}

10k

20k

LTC1164 • AC07

 $V_{S} = \pm 7.5V$

.f_C = 4kHz

100:1

FREQUENCY (Hz)

Figure 16. LTC1164 9th Order Lowpass

Elliptic, f_{CUTOFF} = 4kHz

TYPICAL APPLICATIONS





Figure 15. LTC1164 9th Order Lowpass Elliptic, Fixed f_{CUTOFF} = 4kHz, $f_{CLK} = 400 \text{kHz}, -74 \text{dB}$ at 5kHz, Passband Noise = 210 μ V_{RMS} ±5V

PACKAGE DESCRIPTION



10.00

-10.00

-20.00

-30.00 (gp) -40.00 -40.00 -50.00

-60.00

-70.00 -80.00 -90.00


1k

0.0




Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 5

PACKAGE DESCRIPTION



SW Package 24-Lead Plastic Small Outline (Wide .300 Inch) (Reference LTC DWG # 05-08-1620)



MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

